aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5/cells_sim.v
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2018-11-07 14:56:38 +0000
committerDavid Shah <dave@ds0.me>2018-11-07 14:56:38 +0000
commit1f51332808b5dce76d74a64bd84e4e51c65f6998 (patch)
tree4dfd4f31bbd0be6d17ebd40778748ee319ccee86 /techlibs/ecp5/cells_sim.v
parentdb676957a0c3032ff44e3195d770948c1c3660af (diff)
downloadyosys-1f51332808b5dce76d74a64bd84e4e51c65f6998.tar.gz
yosys-1f51332808b5dce76d74a64bd84e4e51c65f6998.tar.bz2
yosys-1f51332808b5dce76d74a64bd84e4e51c65f6998.zip
ecp5: Adding some blackbox cells
Signed-off-by: David Shah <dave@ds0.me>
Diffstat (limited to 'techlibs/ecp5/cells_sim.v')
-rw-r--r--techlibs/ecp5/cells_sim.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/ecp5/cells_sim.v b/techlibs/ecp5/cells_sim.v
index 6e4b0a5ac..507ab1beb 100644
--- a/techlibs/ecp5/cells_sim.v
+++ b/techlibs/ecp5/cells_sim.v
@@ -257,7 +257,7 @@ assign O = I;
endmodule
// ---------------------------------------
-
+(* keep *)
module TRELLIS_IO(
inout B,
input I,