aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/arch_pack_clusters.cc
Commit message (Collapse)AuthorAgeFilesLines
* interchange: fix uninitialized memory bug in cluster placementAlessandro Comodi2021-10-011-1/+1
| | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* interchange: Fix compile warningsgatecat2021-09-281-5/+7
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Fix small isses and code formattingMaciej Dudek2021-09-271-129/+137
| | | | Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
* Break up macro_cluster_placement into smaller functionsMaciej Dudek2021-09-241-20/+33
| | | | Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
* Fix AC-3 algorithmMaciej Dudek2021-09-231-9/+17
| | | | Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
* Improve macro cluster placementMaciej Dudek2021-09-231-235/+41
| | | | Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
* Change Cluster placement algorithmMaciej Dudek2021-09-231-121/+124
| | | | | | | Use physical placement from device DB It should reduce runtime Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
* Adding MacroCell placementMaciej Dudek2021-09-231-14/+342
| | | | Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
* Adding support for MacroCellsMaciej Dudek2021-09-231-3/+338
|
* interchange: reduce run-time to check dedicated interconnectAlessandro Comodi2021-07-081-3/+4
| | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* interchange: clusters: always get cell bel map and add assertsAlessandro Comodi2021-06-111-23/+13
| | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* interchange: run clang formatterAlessandro Comodi2021-06-111-21/+17
| | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* interchange: clusters: adjust commentsAlessandro Comodi2021-06-111-10/+12
| | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* interchange: add support for generating BEL clustersAlessandro Comodi2021-06-111-0/+584
Clustering greatly helps the placer to identify and pack together specific cells at the same site (e.g. LUT+FF), or cells that are chained through dedicated interconnections (e.g. CARRY CHAINS) Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>