aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Uncomment out negative slack messages during update_budget(), make verboseEddie Hung2018-07-211-10/+12
* Merge remote-tracking branch 'origin/master' into redist_slackEddie Hung2018-07-2118-144/+694
|\
| * Merge branch 'master' into 'master'Eddie Hung2018-07-2123-689/+1477
| |\
| | * Added driver and users for netsMiodrag Milanovic2018-07-211-0/+8
| | * Merge branch 'router1ng' into 'master'Clifford Wolf2018-07-212-87/+341
| | |\
| | | * Bugfix in router1: Also bind src_wireClifford Wolf2018-07-211-0/+2
| | | * Add final sanity check in router1Clifford Wolf2018-07-211-0/+19
| | | * Refactoring of router1Clifford Wolf2018-07-212-87/+320
| | * | Map ports to netsMiodrag Milanovic2018-07-211-0/+14
| | * | create io cells out of ascMiodrag Milanovic2018-07-211-0/+27
| | * | add cells that are in default state or no configurationMiodrag Milanovic2018-07-211-0/+40
| | * | Add used cells and attach them to belsMiodrag Milanovic2018-07-211-0/+39
| | * | Fix placement bug with VexRiscV reported by John McMasterDavid Shah2018-07-211-2/+3
| | * | Assign proper pipsMiodrag Milanovic2018-07-211-9/+27
| | * | add only missing netMiodrag Milanovic2018-07-211-3/+6
| | |/
| | * Fix minor issue in GUI Wire propertiesClifford Wolf2018-07-211-2/+2
| | * Change DelayInfo semantics to what we actually needClifford Wolf2018-07-215-16/+38
| | * Add getWireDelay APIClifford Wolf2018-07-214-2/+17
| | * Fix warnings and statusMiodrag Milanovic2018-07-213-4/+21
| | * Made save project work as wellMiodrag Milanovic2018-07-215-11/+46
| | * made open project to workMiodrag Milanovic2018-07-211-2/+73
* | | Merge branch 'redist_slack' into 'redist_slack'Eddie Hung2018-07-2113-572/+816
|\ \ \
| * \ \ Merge branch 'redist_slack' into 'redist_slack'Eddie Hung2018-07-211-0/+2
| |\ \ \ | |/ / / |/| | |
* | | | Avoid hysteresis preventing placer from stoppingEddie Hung2018-07-211-2/+12
* | | | Add update_budget() to timing.h headerEddie Hung2018-07-211-0/+2
* | | | Update commentEddie Hung2018-07-211-0/+118
| |/ / |/| |
* | | Merge branch 'master' into 'master'Eddie Hung2018-07-1948-824/+717
|\ \ \
* \ \ \ Merge branch 'master' into 'master'Eddie Hung2018-07-189-16/+68
|\ \ \ \
* \ \ \ \ Merge branch 'master' into 'master'Eddie Hung2018-07-1728-409/+1453
|\ \ \ \ \
* \ \ \ \ \ Merge branch 'master' into 'master'Eddie Hung2018-07-1587-1163/+6469
|\ \ \ \ \ \
* \ \ \ \ \ \ Merge branch 'master' of https://gitlab.com/eddiehung/nextpnrEddie Hung2018-07-083-10/+11
|\ \ \ \ \ \ \
| | | | | | * | HACK: set carry budgets to zeroDavid Shah2018-07-211-1/+4
| | | | | | * | Quick hack to route nets with lowest budget firstDavid Shah2018-07-211-2/+17
| | | | | | * | Avoid hysteresis preventing placer from stoppingEddie Hung2018-07-211-2/+12
| | | | | | * | Add update_budget() to timing.h headerEddie Hung2018-07-211-0/+2
| | | | | | * | Update commentEddie Hung2018-07-211-0/+118
| | | | | | |/
| | | | | | * fix introduced bugMiodrag Milanovic2018-07-211-0/+2
| | | | | | * make new context work againMiodrag Milanovic2018-07-201-0/+3
| | | | | | * Bind wires to netMiodrag Milanovic2018-07-201-629/+637
| | | | | | * Merge branch 'gridapi' into 'master'David Shah2018-07-206-17/+115
| | | | | | |\
| | | | | | | * Add Location APIs to generic archClifford Wolf2018-07-205-24/+49
| | | | | | | * Improve iCE40 and common Loc codeClifford Wolf2018-07-204-15/+52
| | | | | | | * Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into gridapiClifford Wolf2018-07-2050-872/+911
| | | | | | | |\ | | | | | | | |/ | | | | | | |/|
| | | | | | * | Few more checks on parameters and error eolMiodrag Milanovic2018-07-202-7/+17
| | | | | | * | Start adding bitstream reading for ice40Miodrag Milanovic2018-07-204-43/+143
| | | | | | * | ice40: Optimise reset/enable net checkingDavid Shah2018-07-203-11/+14
| | | | | |/ /
| | | | | * | ice40: Trim DSP inputs that are constant where appropriateDavid Shah2018-07-192-2/+10
| | | | | * | ice40: Packer and bitstream gen support for MAC16sDavid Shah2018-07-193-3/+111
| | | | | * | ice40: Adding cell definition for DSPsDavid Shah2018-07-195-7/+80
| | | | | * | ice40: Add virtual padin wires for intoscs and GB_IOsDavid Shah2018-07-191-1/+14