aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* clang-formatSergiusz Bazanski2018-07-201-1/+1
* Nuke IdStringDBSergiusz Bazanski2018-07-205-50/+41
* Remove dead code.Sergiusz Bazanski2018-07-201-2/+0
* clang-format and uncomment debugSergiusz Bazanski2018-07-204-45/+39
* Move pthread yield hack into BaseCtxSergiusz Bazanski2018-07-203-10/+14
* Mix-in Deterministic RNG at Context instead of BaseCtxSergiusz Bazanski2018-07-201-2/+2
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec...Sergiusz Bazanski2018-07-2048-825/+754
|\
| * ice40: Optimise reset/enable net checkingDavid Shah2018-07-203-11/+14
| * ice40: Trim DSP inputs that are constant where appropriateDavid Shah2018-07-192-2/+10
| * ice40: Packer and bitstream gen support for MAC16sDavid Shah2018-07-193-3/+111
| * ice40: Adding cell definition for DSPsDavid Shah2018-07-195-7/+80
| * ice40: Add virtual padin wires for intoscs and GB_IOsDavid Shah2018-07-191-1/+14
| * Reducing performance cost of assertsDavid Shah2018-07-192-9/+11
| * ice40: Adding data for extra cell configurationDavid Shah2018-07-192-4/+39
| * Fix click on wire in net sectionMiodrag Milanovic2018-07-181-1/+1
| * cell and net now can be selected, fixed issue with highlightMiodrag Milanovic2018-07-181-19/+15
| * added clear action for browsing historyMiodrag Milanovic2018-07-184-0/+18
| * removed not used and buggy featuresMiodrag Milanovic2018-07-1813-474/+0
| * ecp5: Tidying up examplesDavid Shah2018-07-1810-265/+40
| * ecp5: Add support for pin name constraints using 'LOC' attributesDavid Shah2018-07-185-15/+64
| * ecp5: Adding PIO data to chipdbDavid Shah2018-07-182-0/+101
| * ice40: RenamingDavid Shah2018-07-184-9/+9
| * ice40: Fixes for inverted clocksDavid Shah2018-07-183-2/+7
| * Cleanups in iCE40 blinky and picorv32 testsClifford Wolf2018-07-184-35/+2
| * Add Net/Cell "udata" fieldClifford Wolf2018-07-181-0/+4
| * ice40: Use xArchArgs in validity checkDavid Shah2018-07-184-39/+39
| * ice40: Make assignArchArgs a Arch method; call also after legaliserDavid Shah2018-07-184-31/+37
| * ice40: Assign ArchArgs after packingDavid Shah2018-07-187-14/+63
| * ecp5: Simple packer workingDavid Shah2018-07-184-16/+78
| * ecp5: Add simple constant packerDavid Shah2018-07-183-2/+98
| * ecp5: Function to handle constant LUT inputsDavid Shah2018-07-171-0/+26
| * Add ArchNetInfo and ArchCellInfoClifford Wolf2018-07-174-3/+11
| * proper fixMiodrag Milanovic2018-07-171-3/+2
* | Refactor renderer threadSergiusz Bazanski2018-07-202-27/+64
* | WIP.Serge Bazanski2018-07-177-96/+227
* | Add basic external locking, lock from P&RSerge Bazanski2018-07-173-0/+40
* | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec...Serge Bazanski2018-07-1725-395/+1211
|\|
| * ecp5: Fixing packer bugsDavid Shah2018-07-174-10/+29
| * Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrDavid Shah2018-07-171-0/+2
| |\
| | * remove non working codeMiodrag Milanovic2018-07-171-0/+2
| * | ecp5: Adding a slow and conservative placement validity checkerDavid Shah2018-07-173-7/+129
| * | ecp5: FF packerDavid Shah2018-07-171-1/+19
| |/
| * ecp5: LUT packerDavid Shah2018-07-173-19/+95
| * ecp5: Working on packer LUT pairing functionalityDavid Shah2018-07-171-0/+120
| * QT 5.5 does not have this feature and it is version in Ubuntu 16.04Miodrag Milanovic2018-07-171-0/+4
| * ecp5: Infrastructure for FF packingDavid Shah2018-07-173-0/+71
| * ecp5: Working on packerDavid Shah2018-07-171-9/+74
| * ecp5: Refactor skeleton of packerDavid Shah2018-07-172-41/+55
| * ecp5: Adding command line options for device typeDavid Shah2018-07-173-20/+23
| * ecp5: Build all chip typesDavid Shah2018-07-173-3/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 09:11:41 +0000