| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | Move pthread yield hack into BaseCtx | Sergiusz Bazanski | 2018-07-20 | 3 | -10/+14 | |
| | * | | Mix-in Deterministic RNG at Context instead of BaseCtx | Sergiusz Bazanski | 2018-07-20 | 1 | -2/+2 | |
| | * | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec... | Sergiusz Bazanski | 2018-07-20 | 48 | -825/+754 | |
| | |\ \ | ||||||
| | * | | | Refactor renderer thread | Sergiusz Bazanski | 2018-07-20 | 2 | -27/+64 | |
| | * | | | WIP. | Serge Bazanski | 2018-07-17 | 7 | -96/+227 | |
| | * | | | Add basic external locking, lock from P&R | Serge Bazanski | 2018-07-17 | 3 | -0/+40 | |
| | * | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec... | Serge Bazanski | 2018-07-17 | 25 | -395/+1211 | |
| | |\ \ \ | ||||||
| | * \ \ \ | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/lock-2-elec... | Serge Bazanski | 2018-07-15 | 16 | -313/+810 | |
| | |\ \ \ \ | ||||||
| | * | | | | | Refactor RNG out to separate DeterministicRNG class | Serge Bazanski | 2018-07-14 | 1 | -57/+67 | |
| | * | | | | | Refactor IdString functionality into IdStringDB | Serge Bazanski | 2018-07-14 | 5 | -27/+33 | |
| * | | | | | | Add Loc constructors | Clifford Wolf | 2018-07-21 | 4 | -17/+10 | |
| | |_|_|_|/ |/| | | | | ||||||
| * | | | | | Added driver and users for nets | Miodrag Milanovic | 2018-07-21 | 1 | -0/+8 | |
| * | | | | | Merge branch 'router1ng' into 'master' | Clifford Wolf | 2018-07-21 | 2 | -87/+341 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | Bugfix in router1: Also bind src_wire | Clifford Wolf | 2018-07-21 | 1 | -0/+2 | |
| | * | | | | | Add final sanity check in router1 | Clifford Wolf | 2018-07-21 | 1 | -0/+19 | |
| | * | | | | | Refactoring of router1 | Clifford Wolf | 2018-07-21 | 2 | -87/+320 | |
| * | | | | | | Map ports to nets | Miodrag Milanovic | 2018-07-21 | 1 | -0/+14 | |
| * | | | | | | create io cells out of asc | Miodrag Milanovic | 2018-07-21 | 1 | -0/+27 | |
| * | | | | | | add cells that are in default state or no configuration | Miodrag Milanovic | 2018-07-21 | 1 | -0/+40 | |
| * | | | | | | Add used cells and attach them to bels | Miodrag Milanovic | 2018-07-21 | 1 | -0/+39 | |
| * | | | | | | Fix placement bug with VexRiscV reported by John McMaster | David Shah | 2018-07-21 | 1 | -2/+3 | |
| * | | | | | | Assign proper pips | Miodrag Milanovic | 2018-07-21 | 1 | -9/+27 | |
| * | | | | | | add only missing net | Miodrag Milanovic | 2018-07-21 | 1 | -3/+6 | |
| |/ / / / / | ||||||
| * | | | | | Fix minor issue in GUI Wire properties | Clifford Wolf | 2018-07-21 | 1 | -2/+2 | |
| * | | | | | Change DelayInfo semantics to what we actually need | Clifford Wolf | 2018-07-21 | 5 | -16/+38 | |
| * | | | | | Add getWireDelay API | Clifford Wolf | 2018-07-21 | 4 | -2/+17 | |
| * | | | | | Fix warnings and status | Miodrag Milanovic | 2018-07-21 | 3 | -4/+21 | |
| * | | | | | Made save project work as well | Miodrag Milanovic | 2018-07-21 | 5 | -11/+46 | |
| * | | | | | made open project to work | Miodrag Milanovic | 2018-07-21 | 1 | -2/+73 | |
| * | | | | | fix introduced bug | Miodrag Milanovic | 2018-07-21 | 1 | -0/+2 | |
| * | | | | | make new context work again | Miodrag Milanovic | 2018-07-20 | 1 | -0/+3 | |
| * | | | | | Bind wires to net | Miodrag Milanovic | 2018-07-20 | 1 | -629/+637 | |
| * | | | | | Merge branch 'gridapi' into 'master' | David Shah | 2018-07-20 | 6 | -17/+115 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | Add Location APIs to generic arch | Clifford Wolf | 2018-07-20 | 5 | -24/+49 | |
| | * | | | | | Improve iCE40 and common Loc code | Clifford Wolf | 2018-07-20 | 4 | -15/+52 | |
| | * | | | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into gridapi | Clifford Wolf | 2018-07-20 | 50 | -872/+911 | |
| | |\ \ \ \ \ | |/ / / / / |/| | | | | | ||||||
| * | | | | | | Few more checks on parameters and error eol | Miodrag Milanovic | 2018-07-20 | 2 | -7/+17 | |
| * | | | | | | Start adding bitstream reading for ice40 | Miodrag Milanovic | 2018-07-20 | 4 | -43/+143 | |
| | |_|_|_|/ |/| | | | | ||||||
| * | | | | | ice40: Optimise reset/enable net checking | David Shah | 2018-07-20 | 3 | -11/+14 | |
| * | | | | | ice40: Trim DSP inputs that are constant where appropriate | David Shah | 2018-07-19 | 2 | -2/+10 | |
| * | | | | | ice40: Packer and bitstream gen support for MAC16s | David Shah | 2018-07-19 | 3 | -3/+111 | |
| * | | | | | ice40: Adding cell definition for DSPs | David Shah | 2018-07-19 | 5 | -7/+80 | |
| * | | | | | ice40: Add virtual padin wires for intoscs and GB_IOs | David Shah | 2018-07-19 | 1 | -1/+14 | |
| * | | | | | Reducing performance cost of asserts | David Shah | 2018-07-19 | 2 | -9/+11 | |
| * | | | | | ice40: Adding data for extra cell configuration | David Shah | 2018-07-19 | 2 | -4/+39 | |
| * | | | | | Fix click on wire in net section | Miodrag Milanovic | 2018-07-18 | 1 | -1/+1 | |
| * | | | | | cell and net now can be selected, fixed issue with highlight | Miodrag Milanovic | 2018-07-18 | 1 | -19/+15 | |
| * | | | | | added clear action for browsing history | Miodrag Milanovic | 2018-07-18 | 4 | -0/+18 | |
| * | | | | | removed not used and buggy features | Miodrag Milanovic | 2018-07-18 | 13 | -474/+0 | |
| * | | | | | ecp5: Tidying up examples | David Shah | 2018-07-18 | 10 | -265/+40 | |
 |
index : iCE40/nextpnr | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |