aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Fix ice40 pip/switch locked performance issueClifford Wolf2018-06-103-16/+9
* ice40: Set config bits for unused IODavid Shah2018-06-101-1/+19
* ice40: Fix techmapDavid Shah2018-06-101-1/+1
* ice40: Add IO config to bitstreamDavid Shah2018-06-103-17/+93
* ice40: Write logic cell config to bitstreamDavid Shah2018-06-103-7/+60
* ice40: Lock out mutually exclusive pipsDavid Shah2018-06-102-2/+13
* ice40: Start adding routing to asc outputDavid Shah2018-06-101-0/+34
* ice40: Writing an empty ASC fileDavid Shah2018-06-106-1/+141
* ice40: Adding non-routing config bits to databaseDavid Shah2018-06-102-10/+63
* ice40: Add switch data to databaseDavid Shah2018-06-102-6/+95
* Renamed LOC attribute to BEL, fix ice40 IO bel namesClifford Wolf2018-06-093-12/+12
* Adding basic placement constraintsDavid Shah2018-06-094-6/+118
* json: Parse cell attributesDavid Shah2018-06-091-7/+24
* Getting rid of .nil() methods, compare with zero- and default-constructed obj...Clifford Wolf2018-06-094-48/+36
* Add dummy implementations of dummy Chip APIClifford Wolf2018-06-092-1/+94
* Add very basic routerClifford Wolf2018-06-099-46/+370
* Remove writing on sell types to cout (left over debug output?)Clifford Wolf2018-06-091-1/+0
* Improving the Python bindings, particularly the map/pair wrappersDavid Shah2018-06-083-21/+176
* Updating README.mdDavid Shah2018-06-081-3/+12
* python: Fixing builds as importable moduleDavid Shah2018-06-085-0/+21
* Reformat remaining filesDavid Shah2018-06-085-92/+101
* Merged log_ lines in the JSON parserZipCPU2018-06-071-13/+6
* Tried to add fixes *and* update clang-format jsonparse.ccZipCPU2018-06-078-157/+138
|\
| * clang format for gui related filesMiodrag Milanovic2018-06-066-154/+116
| * Fix handling of parameters in JSONDavid Shah2018-06-072-2/+6
| * Improving dump_design.pyDavid Shah2018-06-071-1/+17
* | Applied clang-format to my own contributionsZipCPU2018-06-079-870/+861
|/
* Adjusted info message names for rule-checker and parserZipCPU2018-06-072-3/+4
* Fix placer build for dummy archClifford Wolf2018-06-072-3/+14
* Set the default log to stdoutZipCPU2018-06-079-21/+174
|\
| * Moved placer definitions to place.h, main automatically runs placer nowZipCPU2018-06-073-6/+29
| * Initial (random) placer capabilityZipCPU2018-06-074-7/+123
| * Preliminary placer changes to mainZipCPU2018-06-072-0/+8
| * Merge branch 'master' into gqtechZipCPU2018-06-0721-1202/+1501
| |\
| * | added ports (not ports_directions) to jsonparse.ccZipCPU2018-06-071-8/+19
| * | Removed unused set of warnings from log.ccZipCPU2018-06-062-5/+2
* | | ice40: More Python bindings and examplesDavid Shah2018-06-074-7/+38
* | | ice40: Refactor PortPin and add Python bindingDavid Shah2018-06-075-318/+126
* | | Connected the log file facility to stderrZipCPU2018-06-071-0/+3
| |/ |/|
* | Replacing Boost type_traits with stdDavid Shah2018-06-071-1/+1
* | cmake: Add HX1K-only builds supportDavid Shah2018-06-072-1/+10
* | Reformat Python bindings and ice40 mainDavid Shah2018-06-076-405/+412
* | Fixing file->run renamingDavid Shah2018-06-072-2/+2
* | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrDavid Shah2018-06-0710-928/+936
|\ \
| * | clang-format for design and chip codebaseClifford Wolf2018-06-076-922/+926
| * | Fix clang-format include order issuesClifford Wolf2018-06-074-6/+10
* | | Merge branch 'python'David Shah2018-06-075-63/+241
|\ \ \ | |/ / |/| |
| * | Global design object workingDavid Shah2018-06-074-4/+14
| * | Working on global Python design objectDavid Shah2018-06-074-14/+52
| * | Developing Python bindings for Design and related typesDavid Shah2018-06-073-49/+179
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-12 21:22:38 +0000