aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Fixes for new part typesMiodrag Milanovic2020-07-085-16/+43
* Merge pull request #468 from YosysHQ/support_hx4kDavid Shah2020-07-084-23/+121
|\
| * Use proper names in GUIMiodrag Milanovic2020-07-082-24/+24
| * Support rest of partsMiodrag Milanovic2020-07-084-13/+64
| * Missed adding optionMiodrag Milanovic2020-07-081-0/+2
| * Adding LP4K as wellMiodrag Milanovic2020-07-084-3/+18
| * Support 4K parts directlyMiodrag Milanovic2020-07-084-5/+35
|/
* Fix assert, check should be other way arroundMiodrag Milanovic2020-07-061-1/+1
* Merge pull request #463 from YosysHQ/fix-archcheckDavid Shah2020-07-027-9/+21
|\
| * ci: Run --test architecture checksDavid Shah2020-06-292-0/+7
| * ci: Bump trellis and icestorm versions to latestDavid Shah2020-06-291-3/+3
| * ecp5: Fix getTileBelDimZDavid Shah2020-06-291-2/+3
| * Avoid low-value and slow pip name check for ECP5David Shah2020-06-291-2/+2
| * ice40: Fix getBelsByTileDavid Shah2020-06-292-2/+6
* | Merge pull request #465 from whitequark/fix-trellis-discoverywhitequark2020-07-012-4/+28
|\ \
| * | CMake: improve logic for discovering Trellis.whitequark2020-07-011-1/+25
| * | CMake: fix path checks in chipdb build scripts.whitequark2020-07-012-3/+3
|/ /
* / ecp5: Fix derivation of OSCG timing constraintDavid Shah2020-06-291-1/+5
|/
* placer1: Unlock even if placement failsDavid Shah2020-06-291-0/+2
* Make python bindings consistentMiodrag Milanovic2020-06-272-2/+4
* Fix clangformat and execute itMiodrag Milanovic2020-06-275-27/+23
* Update git ignore locationsMiodrag Milanovic2020-06-273-3/+4
* Update some URLsDavid Shah2020-06-262-5/+5
* Merge pull request #460 from whitequark/better-embedDavid Shah2020-06-2621-341/+266
|\
| * Simplify and improve chipdb embedding/loading.whitequark2020-06-2621-341/+266
* | Update COPYINGDavid Shah2020-06-251-6/+6
* | HeAP: Add timeout to IO placementDavid Shah2020-06-251-0/+4
* | Fix typowhitequark2020-06-251-1/+1
|/
* Merge pull request #459 from whitequark/better-chipdbDavid Shah2020-06-2514-293/+362
|\
| * CMake: require at least version 3.5 (Ubuntu 16.04).whitequark2020-06-254-5/+4
| * CMake: rewrite chipdb handling from ground up.whitequark2020-06-2513-288/+358
| * CMake: only request a CXX compiler.whitequark2020-06-242-2/+2
* | Merge pull request #458 from whitequark/patch-1David Shah2020-06-241-3/+0
|\ \ | |/ |/|
| * Remove dead links from READMEwhitequark2020-06-241-3/+0
|/
* Merge pull request #457 from whitequark/better-bbaDavid Shah2020-06-243-22/+30
|\
| * CMake: promote bba to a true subproject.whitequark2020-06-233-22/+30
|/
* clangformatDavid Shah2020-06-121-12/+6
* Merge pull request #454 from YosysHQ/ecp5-global-placeDavid Shah2020-06-101-2/+44
|\
| * ecp5: Fix placement of DCCs to guarantee routeabilityDavid Shah2020-06-101-2/+44
|/
* Merge pull request #452 from smunaut/ice40_shiftreg_div_modeDavid Shah2020-06-021-2/+12
|\
| * ice40: Add fallback behavior for Extra Cell config bits vectorsSylvain Munaut2020-06-021-1/+11
| * ice40: Add support for the 2nd bit of SHIFTREG_DIV_MODESylvain Munaut2020-06-021-1/+1
|/
* Merge pull request #447 from whitequark/wasiDavid Shah2020-05-248-20/+108
|\
| * Port nextpnr-{ice40,ecp5} to WASI.whitequark2020-05-238-20/+108
* | Merge pull request #440 from YosysHQ/lattice-fixesDavid Shah2020-05-183-0/+28
|\ \
| * | ecp5: Disconnect dedicated DCU inputs if connected to constantsDavid Shah2020-05-141-0/+12
| * | ecp5: Improve global routing robustnessDavid Shah2020-05-141-0/+11
| * | ecp5: Don't promote VCC/GND to globals even if connected to clock portDavid Shah2020-05-141-0/+2
| * | lpf: Support // commentsDavid Shah2020-05-141-0/+3
| |/
* | clangformatDavid Shah2020-05-162-4/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 10:33:27 +0000