Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | | Added ability for static builds | Miodrag Milanovic | 2018-08-16 | 2 | -1/+15 | |
|/ / | ||||||
* | | Merge pull request #48 from YosysHQ/placer_speedup | Eddie Hung | 2018-08-11 | 4 | -32/+66 | |
|\ \ | |/ |/| | ||||||
| * | Merge remote-tracking branch 'origin/master' into placer_speedup | Eddie Hung | 2018-08-10 | 12 | -36/+116 | |
| |\ | |/ |/| | ||||||
* | | Fix compile warning | Miodrag Milanovic | 2018-08-09 | 1 | -0/+2 | |
* | | Expose log_always that will be displayed disregarding quite flag | Miodrag Milanovic | 2018-08-09 | 2 | -12/+10 | |
* | | Added quiet mode for logging | Miodrag Milanovic | 2018-08-09 | 3 | -15/+28 | |
* | | Fix MSVC compile | Miodrag Milanovic | 2018-08-09 | 1 | -0/+1 | |
* | | Merge pull request #42 from YosysHQ/floorplan | David Shah | 2018-08-09 | 8 | -20/+86 | |
|\ \ | ||||||
| * | | ecp5: Implement getPipLocation and related API | David Shah | 2018-08-09 | 1 | -1/+11 | |
| * | | Add pip locations | Clifford Wolf | 2018-08-09 | 7 | -19/+61 | |
| * | | Add Region struct | Clifford Wolf | 2018-08-09 | 1 | -0/+14 | |
| | * | Rework Arch::logicCellsCompatible() to take pointer + size, allowing use of s... | Eddie Hung | 2018-08-10 | 3 | -17/+18 | |
| | * | std::vector::resize() not reserve() | Eddie Hung | 2018-08-09 | 1 | -1/+1 | |
| | * | Make containers static | Eddie Hung | 2018-08-09 | 1 | -5/+7 | |
| | * | Get rid of map lookup by borrowing udata to use as index into vector | Eddie Hung | 2018-08-09 | 1 | -19/+20 | |
| | * | Try with vector | Eddie Hung | 2018-08-09 | 1 | -17/+47 | |
| |/ |/| | ||||||
* | | ice40: Speedup Arch::predictDelay() with pass-by-ref | Eddie Hung | 2018-08-08 | 1 | -1/+1 | |
* | | Make loading works nice and use settings | Miodrag Milanovic | 2018-08-08 | 7 | -30/+36 | |
* | | Merge pull request #46 from YosysHQ/use_settings | Miodrag Milanović | 2018-08-08 | 11 | -27/+68 | |
|\ \ | |/ |/| | ||||||
| * | Use settings for json and pcf | Miodrag Milanovic | 2018-08-08 | 11 | -27/+68 | |
|/ | ||||||
* | Merge pull request #45 from YosysHQ/constids | Clifford Wolf | 2018-08-08 | 31 | -553/+285 | |
|\ | ||||||
| * | Merge branch 'master' of github.com:YosysHQ/nextpnr into constids | Clifford Wolf | 2018-08-08 | 29 | -913/+1270 | |
| |\ | |/ |/| | ||||||
* | | Merge pull request #44 from YosysHQ/improve_timing_spec | David Shah | 2018-08-08 | 10 | -140/+374 | |
|\ \ | ||||||
| * | | ice40: Add error for unknown cell type when getting timing info | David Shah | 2018-08-08 | 1 | -1/+3 | |
| * | | docs: Update Arch API Cell Timing docs | David Shah | 2018-08-08 | 1 | -6/+4 | |
| * | | timing: Remove unused variable | David Shah | 2018-08-08 | 1 | -1/+0 | |
| * | | timing: Update to use getDelayNS | David Shah | 2018-08-08 | 1 | -11/+14 | |
| * | | One more breadcrumb | Eddie Hung | 2018-08-08 | 1 | -0/+1 | |
| * | | Leave comment behind about removing false paths | Eddie Hung | 2018-08-08 | 1 | -1/+1 | |
| * | | clangformat | David Shah | 2018-08-08 | 1 | -6/+12 | |
| * | | Arch API: Removing Arch::isIOCell | David Shah | 2018-08-08 | 5 | -10/+0 | |
| * | | Unfurl comments for clangformat | Eddie Hung | 2018-08-08 | 1 | -28/+12 | |
| * | | Disable assign_budget() after placement legalisation, unless slack redist | Eddie Hung | 2018-08-08 | 1 | -1/+4 | |
| * | | Merge branch 'master' into improve_timing_spec | Eddie Hung | 2018-08-08 | 1 | -0/+12 | |
| |\ \ | ||||||
| * | | | Also include TMG_GEN_CLOCK as a timing startpoint | Eddie Hung | 2018-08-08 | 1 | -3/+2 | |
| * | | | ice40: Add timing arcs through global buffers | David Shah | 2018-08-08 | 1 | -0/+4 | |
| * | | | timing: Debugging implementation of new timing API | David Shah | 2018-08-08 | 2 | -5/+10 | |
| * | | | ice40: Timing arch fix | David Shah | 2018-08-08 | 1 | -3/+17 | |
| * | | | timing: Update to new use API (currently broken) | David Shah | 2018-08-08 | 5 | -19/+33 | |
| * | | | Arch API: New specification for timing port classes | David Shah | 2018-08-08 | 7 | -35/+66 | |
| * | | | common: Add TimingPortClass | David Shah | 2018-08-08 | 1 | -1/+14 | |
| * | | | Cleanup nesting | Eddie Hung | 2018-08-06 | 1 | -59/+59 | |
| * | | | Do less work if update flag is false | Eddie Hung | 2018-08-06 | 1 | -6/+6 | |
| * | | | clangformat | Eddie Hung | 2018-08-06 | 4 | -51/+57 | |
| * | | | Also add PLL outputs as timing startpoints | Eddie Hung | 2018-08-06 | 1 | -15/+3 | |
| * | | | Add Arch::isIOCell() to ecp5 and generic | Eddie Hung | 2018-08-06 | 3 | -0/+10 | |
| * | | | Remove old timing code | Eddie Hung | 2018-08-06 | 1 | -88/+0 | |
| * | | | Compute critical path report | Eddie Hung | 2018-08-06 | 1 | -2/+49 | |
| * | | | Add comments | Eddie Hung | 2018-08-06 | 1 | -11/+43 | |
| * | | | Merge branch 'master' into assign_budget_speedup | Eddie Hung | 2018-08-06 | 2 | -4/+22 | |
| |\ \ \ |