-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc1410.vhd,v 1.2 2001-10-26 16:29:41 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c08s05b01x00p01n01i01410ent IS
END c08s05b01x00p01n01i01410ent;

ARCHITECTURE c08s05b01x00p01n01i01410arch OF c08s05b01x00p01n01i01410ent IS

BEGIN
  TESTING: PROCESS
    type      BIT_VECTOR is array (natural range <>) of BIT;
    variable   NUM1 : BIT_VECTOR(0 to 1); 
    variable   NUM2 : BIT_VECTOR(0 to 1) := ('1','1'); 
  BEGIN
    NUM1 := NUM2;
    assert NOT((NUM1(0)='1') and(NUM1(1)='1')) 
      report "***PASSED TEST: c08s05b01x00p01n01i01410" 
      severity NOTE;
    assert ((NUM1(0)='1') and(NUM1(1)='1')) 
      report "***FAILED TEST: c08s05b01x00p01n01i01410 - The types of the igth hand side and left hand side are the same and for each element of the array variable there is a matching element on the right hand side." 
      severity ERROR;
    wait;
  END PROCESS TESTING;

END c08s05b01x00p01n01i01410arch;