From c93cda5fc40a252f52b00745e1126abf6f06d567 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Mon, 30 Sep 2019 01:21:34 +0200
Subject: testsuite/synth: add testcase for #946

---
 testsuite/synth/issue946/ent.vhdl     | 23 +++++++++++++++++++++++
 testsuite/synth/issue946/testsuite.sh | 11 +++++++++++
 2 files changed, 34 insertions(+)
 create mode 100644 testsuite/synth/issue946/ent.vhdl
 create mode 100755 testsuite/synth/issue946/testsuite.sh

(limited to 'testsuite')

diff --git a/testsuite/synth/issue946/ent.vhdl b/testsuite/synth/issue946/ent.vhdl
new file mode 100644
index 000000000..a63db2903
--- /dev/null
+++ b/testsuite/synth/issue946/ent.vhdl
@@ -0,0 +1,23 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity ent is
+    port (
+        i : in bit;
+        o : out bit
+    );
+end;
+
+architecture a of ent is
+    signal test : std_logic_vector(7 downto 0);
+    alias a : std_logic_vector(3 downto 0) is test(7 downto 4);
+begin
+    process(i)
+    begin
+        case a(1 downto 0) is
+            when others =>
+        end case;
+
+        o <= i;
+    end process;
+end;
diff --git a/testsuite/synth/issue946/testsuite.sh b/testsuite/synth/issue946/testsuite.sh
new file mode 100755
index 000000000..54e687d28
--- /dev/null
+++ b/testsuite/synth/issue946/testsuite.sh
@@ -0,0 +1,11 @@
+#! /bin/sh
+
+. ../../testenv.sh
+
+for f in ent; do
+  synth $f.vhdl -e $f > syn_$f.vhdl
+#  analyze syn_$f.vhdl
+done
+clean
+
+echo "Test successful"
-- 
cgit v1.2.3