From b6d42a577f4ee5f2084a165b0cdf66cadcc878a1 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Mon, 20 Apr 2020 07:39:03 +0200
Subject: testsuite/synth: add a test for #1251

---
 testsuite/synth/issue1251/testsuite.sh |  7 +++++++
 testsuite/synth/issue1251/theunit.vhdl | 16 ++++++++++++++++
 2 files changed, 23 insertions(+)
 create mode 100755 testsuite/synth/issue1251/testsuite.sh
 create mode 100644 testsuite/synth/issue1251/theunit.vhdl

(limited to 'testsuite')

diff --git a/testsuite/synth/issue1251/testsuite.sh b/testsuite/synth/issue1251/testsuite.sh
new file mode 100755
index 000000000..63ed6f109
--- /dev/null
+++ b/testsuite/synth/issue1251/testsuite.sh
@@ -0,0 +1,7 @@
+#! /bin/sh
+
+. ../../testenv.sh
+
+synth theunit.vhdl -e > syn_theunit.vhdl
+
+echo "Test successful"
diff --git a/testsuite/synth/issue1251/theunit.vhdl b/testsuite/synth/issue1251/theunit.vhdl
new file mode 100644
index 000000000..62de531d9
--- /dev/null
+++ b/testsuite/synth/issue1251/theunit.vhdl
@@ -0,0 +1,16 @@
+library ieee;
+use ieee.std_logic_1164.all;
+entity theunit is
+  -- NOTE: w := 2 prevents bug
+  generic (w    : natural := 1);
+  port    (dout : out std_ulogic);
+end;
+
+architecture rtl of theunit is
+  type selsel_t is array (0 to 1) of natural range 0 to w-1;
+  signal selsel : selsel_t := (others => 0);
+begin
+  -- NOTE: selsel(0) prevents bug
+  selsel(1) <= 0;
+  dout <= '0';
+end;
-- 
cgit v1.2.3