From 59869f0e517c69632da810c1a42aada26e537e32 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Tue, 27 Jun 2017 20:31:28 +0200
Subject: Testcase for #375

---
 testsuite/gna/issue375/cond_assign_proc.vhdl | 26 ++++++++++++++++++++++++++
 testsuite/gna/issue375/testsuite.sh          | 11 +++++++++++
 2 files changed, 37 insertions(+)
 create mode 100644 testsuite/gna/issue375/cond_assign_proc.vhdl
 create mode 100755 testsuite/gna/issue375/testsuite.sh

(limited to 'testsuite')

diff --git a/testsuite/gna/issue375/cond_assign_proc.vhdl b/testsuite/gna/issue375/cond_assign_proc.vhdl
new file mode 100644
index 000000000..0ae81ed96
--- /dev/null
+++ b/testsuite/gna/issue375/cond_assign_proc.vhdl
@@ -0,0 +1,26 @@
+library ieee ; 
+use ieee.std_logic_1164.all ; 
+use std.textio.all ; 
+
+entity cond_assign_proc is
+end entity cond_assign_proc;
+
+architecture doit of cond_assign_proc is
+  signal Clk : std_logic := '0'  ; 
+  signal Y : std_logic ; 
+begin
+  Clk <= not Clk after 10 ns ; 
+  
+  process (all)
+  begin
+    Y <= '1' when Clk = '1' else '0' ;
+  end process ;
+    
+  process
+  begin
+    wait for 500 ns ; 
+    std.env.stop ;
+  end process ; 
+end architecture doit ; 
+
+
diff --git a/testsuite/gna/issue375/testsuite.sh b/testsuite/gna/issue375/testsuite.sh
new file mode 100755
index 000000000..15eef134f
--- /dev/null
+++ b/testsuite/gna/issue375/testsuite.sh
@@ -0,0 +1,11 @@
+#! /bin/sh
+
+. ../../testenv.sh
+
+export GHDL_STD_FLAGS=--std=08
+analyze cond_assign_proc.vhdl
+elab_simulate cond_assign_proc
+
+clean
+
+echo "Test successful"
-- 
cgit v1.2.3