From 6c3f709174e8e4d5411f851cedb7d84c38d3b04a Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Fri, 20 Dec 2013 04:48:54 +0100
Subject: Import vests testsuite

---
 .../ashenden/compliant/generics/inline_01.vhd      | 73 ++++++++++++++++++++++
 1 file changed, 73 insertions(+)
 create mode 100644 testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_01.vhd

(limited to 'testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_01.vhd')

diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_01.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_01.vhd
new file mode 100644
index 000000000..b3ae86af1
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/generics/inline_01.vhd
@@ -0,0 +1,73 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- code from book
+
+entity and2 is
+  generic ( Tpd : time );
+  port ( a, b : in bit;  y : out bit );
+end entity and2;
+
+
+architecture simple of and2 is
+begin
+
+  and2_function :
+    y <= a and b after Tpd;
+
+end architecture simple;
+
+-- end code from book
+
+
+entity inline_01 is
+
+end entity inline_01;
+
+
+----------------------------------------------------------------
+
+
+library util;  use util.stimulus_generators.all;
+
+architecture test of inline_01 is
+
+  signal a1, b1, sig1, sig2, sig_out : bit;
+  signal test_vector : bit_vector(1 to 3);
+
+begin
+
+  -- code from book
+
+  gate1 : entity work.and2(simple)
+    generic map ( Tpd => 2 ns )
+    port map ( a => sig1,  b => sig2,  y => sig_out );
+
+  gate2 : entity work.and2(simple)
+    generic map ( Tpd => 3 ns )
+    port map ( a => a1,  b => b1,  y => sig1 );
+
+  -- end code from book
+
+  stimulus : all_possible_values ( bv => test_vector,
+				   delay_between_values => 10 ns );
+
+  (sig2, a1, b1) <= test_vector;
+
+end architecture test;
-- 
cgit v1.2.3