From 2d7183dee4006d32bfa895be06d80b3e29f80cf3 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Mon, 8 Jul 2019 06:50:19 +0200
Subject: Add testcase for #860

---
 testsuite/gna/issue860/testit.vhdl  | 58 +++++++++++++++++++++++++++++++++++++
 testsuite/gna/issue860/testsuite.sh | 10 +++++++
 2 files changed, 68 insertions(+)
 create mode 100644 testsuite/gna/issue860/testit.vhdl
 create mode 100755 testsuite/gna/issue860/testsuite.sh

(limited to 'testsuite/gna')

diff --git a/testsuite/gna/issue860/testit.vhdl b/testsuite/gna/issue860/testit.vhdl
new file mode 100644
index 000000000..c76e7c2ca
--- /dev/null
+++ b/testsuite/gna/issue860/testit.vhdl
@@ -0,0 +1,58 @@
+library ieee;
+use     ieee.std_logic_1164.all;
+
+entity testit is
+   port (
+       aclk : in std_logic;
+       aresetn :in std_logic;
+
+      d: in std_logic;
+      q: out std_logic
+);
+
+end entity;
+
+architecture rtl of testit is
+       -- shouldn't GHDL at least generate a warn about these conflicting with entity inputs?
+       -- Currrently, it doesn't warn then you get x's in simulation...
+       signal aclk       :std_logic; 
+       signal aresetn :std_logic; 
+begin
+   process(aclk, aresetn)
+   begin
+       if (aresetn = '0') then
+          q <= '0';
+      elsif (rising_edge(aclk)) then
+          q <= d;
+      end if;
+   end process;
+
+end architecture;
+
+library ieee;
+use     ieee.std_logic_1164.all;
+
+entity testbench is
+
+end entity;
+
+architecture sim of testbench is
+    signal aclk    :std_logic;
+    signal aresetn :std_logic;
+    signal d       :std_logic;
+    signal q       :std_logic;
+begin
+
+aclk    <= '0';
+aresetn <= '0';
+d       <= '0';
+
+testit: entity work.testit
+    port map (
+       aclk    => aclk,
+       aresetn => aresetn,
+      d        => d,
+      q        => q
+    );
+
+end architecture;
diff --git a/testsuite/gna/issue860/testsuite.sh b/testsuite/gna/issue860/testsuite.sh
new file mode 100755
index 000000000..fa63acf87
--- /dev/null
+++ b/testsuite/gna/issue860/testsuite.sh
@@ -0,0 +1,10 @@
+#! /bin/sh
+
+. ../../testenv.sh
+
+export GHDL_STD_FLAGS=--std=08
+analyze_failure testit.vhdl
+
+clean
+
+echo "Test successful"
-- 
cgit v1.2.3