From 1e90b56431dc5df5463a760555b1abc746f50958 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Mon, 29 Jul 2019 18:44:11 +0200
Subject: synth: add support for memories.

---
 src/vhdl/vhdl-nodes.ads | 2 ++
 1 file changed, 2 insertions(+)

(limited to 'src/vhdl')

diff --git a/src/vhdl/vhdl-nodes.ads b/src/vhdl/vhdl-nodes.ads
index f44f6c4e0..a884f7b9d 100644
--- a/src/vhdl/vhdl-nodes.ads
+++ b/src/vhdl/vhdl-nodes.ads
@@ -4880,6 +4880,8 @@ package Vhdl.Nodes is
       --  Numeric_Std.
       --  Abbreviations:
       --  Uns: Unsigned, Sgn: Signed, Nat: Natural, Int: Integer.
+
+      --  To_Integer, To_Unsigned, to_Signed
       Iir_Predefined_Ieee_Numeric_Std_Toint_Uns_Nat,
       Iir_Predefined_Ieee_Numeric_Std_Toint_Sgn_Int,
       Iir_Predefined_Ieee_Numeric_Std_Touns_Nat_Nat_Uns,
-- 
cgit v1.2.3