From b2737f9e48bc941c73b431b4e267299708fc1ad5 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Fri, 29 Apr 2022 08:54:17 +0200
Subject: vhdl-annotations: do not annotate type for signal attributes

---
 src/vhdl/vhdl-annotations.adb | 2 --
 1 file changed, 2 deletions(-)

diff --git a/src/vhdl/vhdl-annotations.adb b/src/vhdl/vhdl-annotations.adb
index 6b645b8b4..e4f27f32c 100644
--- a/src/vhdl/vhdl-annotations.adb
+++ b/src/vhdl/vhdl-annotations.adb
@@ -727,8 +727,6 @@ package body Vhdl.Annotations is
             begin
                Attr := Get_Signal_Attribute_Chain (Decl);
                while Is_Valid (Attr) loop
-                  Annotate_Anonymous_Type_Definition
-                    (Block_Info, Get_Type (Attr));
                   Create_Signal_Info (Block_Info, Attr);
                   Attr := Get_Attr_Chain (Attr);
                end loop;
-- 
cgit v1.2.3