From 8fb42ce39ad5392557b281fa3d607bb7c6d79c5e Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Sun, 19 Apr 2020 11:54:42 +0200
Subject: testsuite/synth: add tests for #1239

---
 testsuite/synth/issue1239/repro2.vhdl  | 18 ++++++++++++++++++
 testsuite/synth/issue1239/repro3.vhdl  | 18 ++++++++++++++++++
 testsuite/synth/issue1239/testsuite.sh |  3 +++
 3 files changed, 39 insertions(+)
 create mode 100644 testsuite/synth/issue1239/repro2.vhdl
 create mode 100644 testsuite/synth/issue1239/repro3.vhdl

diff --git a/testsuite/synth/issue1239/repro2.vhdl b/testsuite/synth/issue1239/repro2.vhdl
new file mode 100644
index 000000000..53e77ea9a
--- /dev/null
+++ b/testsuite/synth/issue1239/repro2.vhdl
@@ -0,0 +1,18 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity repro2 is
+  generic ( 
+    constant DIN_WIDTH      : positive := 8;	
+    constant F_SIZE         : positive := 2
+    ); 
+end repro2;
+
+architecture Behav of repro2 is
+  type SLIDING_WINDOW is array (0 to F_SIZE-1, 0 to F_SIZE-1)
+    of STD_LOGIC_VECTOR(DIN_WIDTH- 1 downto 0);
+  signal WINDOW: SLIDING_WINDOW;
+begin
+   WINDOW <=(WINDOW 'range=> (WINDOW 'range=> (WINDOW 'range=>'0')));
+end Behav;
+
diff --git a/testsuite/synth/issue1239/repro3.vhdl b/testsuite/synth/issue1239/repro3.vhdl
new file mode 100644
index 000000000..ab817ac1d
--- /dev/null
+++ b/testsuite/synth/issue1239/repro3.vhdl
@@ -0,0 +1,18 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity repro3 is
+  generic ( 
+    constant DIN_WIDTH      : positive := 8;
+    constant FIFO_DEPTH     : positive := 12
+    ); 
+end repro3;
+
+architecture Behav of repro3 is
+  type       FIFO_Memory             is array (0 to FIFO_DEPTH - 1)          of STD_LOGIC_VECTOR(DIN_WIDTH - 1 downto 0);
+  
+  signal FIFO_ROW_1  	: FIFO_Memory;
+begin
+  FIFO_ROW_1<= (FIFO_ROW_1 'range=> (FIFO_ROW_1 'range=>'0'));
+end Behav;
+
diff --git a/testsuite/synth/issue1239/testsuite.sh b/testsuite/synth/issue1239/testsuite.sh
index 6168864cb..40b97d0fc 100755
--- a/testsuite/synth/issue1239/testsuite.sh
+++ b/testsuite/synth/issue1239/testsuite.sh
@@ -5,4 +5,7 @@
 GHDL_STD_FLAGS=-fsynopsys
 synth repro.vhdl -e > syn_repro.vhdl
 
+synth_failure repro2.vhdl -e
+synth_failure repro3.vhdl -e
+
 echo "Test successful"
-- 
cgit v1.2.3