From 2387eff54cb72997fb9afd30a2ea0754264deb3b Mon Sep 17 00:00:00 2001
From: Patrick Lehmann <Patrick.Lehmann@plc2.de>
Date: Sun, 19 Jun 2022 20:49:03 +0200
Subject: Enabled AMS support for all VHDL files. Added more [NOT IMPLEMENTED]
 rules to support VHDL-AMS code.

---
 pyGHDL/dom/NonStandard.py      |  1 +
 pyGHDL/dom/_Translate.py       | 16 ++++++++++++++++
 testsuite/pyunit/dom/Sanity.py | 22 +++++++++-------------
 3 files changed, 26 insertions(+), 13 deletions(-)

diff --git a/pyGHDL/dom/NonStandard.py b/pyGHDL/dom/NonStandard.py
index f6f451325..4e842f012 100644
--- a/pyGHDL/dom/NonStandard.py
+++ b/pyGHDL/dom/NonStandard.py
@@ -98,6 +98,7 @@ class Design(VHDLModel_Design):
         errorout_memory.Install_Handler()
 
         libghdl_set_option("--std=08")
+        libghdl_set_option("--ams")
 
         parse.Flag_Parse_Parenthesis.value = True
 
diff --git a/pyGHDL/dom/_Translate.py b/pyGHDL/dom/_Translate.py
index ee1586e6b..2f4a90343 100644
--- a/pyGHDL/dom/_Translate.py
+++ b/pyGHDL/dom/_Translate.py
@@ -823,6 +823,16 @@ def GetDeclaredItemsFromChainedNodes(nodeChain: Iir, entity: str, name: str) ->
                 print("[NOT IMPLEMENTED] Group template declaration in {name}".format(name=name))
             elif kind == nodes.Iir_Kind.Disconnection_Specification:
                 print("[NOT IMPLEMENTED] Disconnect specification in {name}".format(name=name))
+            elif kind == nodes.Iir_Kind.Nature_Declaration:
+                print("[NOT IMPLEMENTED] Nature declaration in {name}".format(name=name))
+            elif kind == nodes.Iir_Kind.Free_Quantity_Declaration:
+                print("[NOT IMPLEMENTED] Free quantity declaration in {name}".format(name=name))
+            elif kind == nodes.Iir_Kind.Across_Quantity_Declaration:
+                print("[NOT IMPLEMENTED] Across quantity declaration in {name}".format(name=name))
+            elif kind == nodes.Iir_Kind.Through_Quantity_Declaration:
+                print("[NOT IMPLEMENTED] Through quantity declaration in {name}".format(name=name))
+            elif kind == nodes.Iir_Kind.Terminal_Declaration:
+                print("[NOT IMPLEMENTED] Terminal declaration in {name}".format(name=name))
             else:
                 position = Position.parse(item)
                 raise DOMException(
@@ -924,6 +934,12 @@ def GetConcurrentStatementsFromChainedNodes(
             yield ForGenerateStatement.parse(statement, label)
         elif kind == nodes.Iir_Kind.Psl_Assert_Directive:
             yield ConcurrentAssertStatement.parse(statement, label)
+        elif kind == nodes.Iir_Kind.Simple_Simultaneous_Statement:
+            print(
+                "[NOT IMPLEMENTED] Simple simultaneous statement (label: '{label}') at line {line}".format(
+                    label=label, line=pos.Line
+                )
+            )
         else:
             raise DOMException(
                 "Unknown statement of kind '{kind}' in {entity} '{name}' at {file}:{line}:{column}.".format(
diff --git a/testsuite/pyunit/dom/Sanity.py b/testsuite/pyunit/dom/Sanity.py
index 6ac4bea25..5e932322d 100644
--- a/testsuite/pyunit/dom/Sanity.py
+++ b/testsuite/pyunit/dom/Sanity.py
@@ -31,31 +31,27 @@
 # SPDX-License-Identifier: GPL-2.0-or-later
 # ============================================================================
 from pathlib import Path
-from subprocess import check_call, STDOUT
-from sys import executable as sys_executable
 
 from pytest import mark
 
-from pyGHDL.dom.NonStandard import Design
+from pyGHDL.dom.NonStandard import Design, Document
+
 
 if __name__ == "__main__":
     print("ERROR: you called a testcase declaration file as an executable module.")
     print("Use: 'python -m unitest <testcase module>'")
     exit(1)
 
+
 _TESTSUITE_ROOT = Path(__file__).parent.parent.parent.resolve()
 _GHDL_ROOT = _TESTSUITE_ROOT.parent
 
-# design = Design()
 
-@mark.xfail(reason="Was it every working?")
+design = Design()
+
+
 @mark.parametrize("file", [str(f.relative_to(_GHDL_ROOT)) for f in _TESTSUITE_ROOT.glob("sanity/**/*.vhdl")])
 def test_AllVHDLSources(file):
-    check_call([sys_executable, _GHDL_ROOT / "pyGHDL/cli/dom.py", "pretty", "-f", file], stderr=STDOUT)
-
-    # try:
-    #     lib = design.GetLibrary("sanity")
-    #     document = Document(Path(file))
-    #     design.AddDocument(document, lib)
-    # except DOMException as ex:
-    #     print(ex)
+    lib = design.GetLibrary("sanity")
+    document = Document(Path(file))
+    design.AddDocument(document, lib)
-- 
cgit v1.2.3