aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* elab-vhdl_values-debug: improve debug_typ outputTristan Gingold2022-05-221-14/+37
* synth: use unidimentional arrays in type_acc. Factorize code.Tristan Gingold2022-05-2217-552/+340
* synth-vhdl_stmts: write generic procedure Assign_Aggregate.Tristan Gingold2022-05-212-14/+29
* synth-vhdl_expr: avoid a memocy copyTristan Gingold2022-05-211-3/+7
* vhdl-canon: remove unused canon_flag_inertial_associationsTristan Gingold2022-05-203-9/+0
* synth/elab-vhdl_values: use a proper type for signal_indexTristan Gingold2022-05-195-7/+11
* synth-vhdl_stmts: avoid a crash after an error. Fix #2063Tristan Gingold2022-05-181-1/+4
* synth-vhdl_stmts: add comments about report statementsTristan Gingold2022-05-181-5/+51
* elab-vhdl_context: remove cur_stmt from contextTristan Gingold2022-05-172-21/+0
* Merge pull request #2061 from cderrien/add_walltgingold2022-05-171-0/+9
|\
| * Broken indentation.cderrien2022-05-171-5/+5
| * Add the -Wall flag.cderrien2022-05-161-0/+9
* | vhdl-nodes: remove unused fields for procedure declarationsTristan Gingold2022-05-172-219/+212
* | vhdl: add suspend state pseudo decl and stmt. WIP.Tristan Gingold2022-05-177-214/+264
* | synth-vhdl_stmts: add a commentTristan Gingold2022-05-171-0/+2
* | synth-vhdl_oper: handle to_stdulogicvector for slv. Fix #2062Tristan Gingold2022-05-171-0/+1
* | vhdl-canon: refactoring.Tristan Gingold2022-05-162-31/+87
|/
* vhdl-sem_specs: use by_name assoc for port default associationTristan Gingold2022-05-161-1/+5
* ghdlcomp(common_compile_elab): add allow_undef_generic parameterTristan Gingold2022-05-164-4/+8
* elab-vhdl_debug(disp_instance_path): can also display componentsTristan Gingold2022-05-162-7/+23
* elab-vhdl_debug: factorize code, make Put_Dir publicTristan Gingold2022-05-162-12/+6
* elab-vhdl_values: rename signal_index to signal_index_typeTristan Gingold2022-05-153-5/+5
* grt-readline_none.adb: do not use getline(3)Tristan Gingold2022-05-151-19/+24
* elab-vhdl_values-debug: add disp_type_shortTristan Gingold2022-05-152-8/+58
* elab-vhdl_debug: improve info signalsTristan Gingold2022-05-151-20/+19
* elab-debugger: add append_info_menu, to_numTristan Gingold2022-05-152-5/+50
* trans_analyzes: add support for all processesTristan Gingold2022-05-151-85/+116
* elab-vhdl_debug(disp_instance_path): show top-level unitTristan Gingold2022-05-151-13/+5
* elab-debugger: add append_menu_commandTristan Gingold2022-05-152-7/+29
* synth: elab-debugger__on.adb is now elab-debugger.adbTristan Gingold2022-05-152-975/+929
* configure: generate grt-readline.adsTristan Gingold2022-05-151-2/+0
* grt: add grt-readline_gnu and grt-readline_noneTristan Gingold2022-05-155-14/+105
* grt: simplifies grt-readline, adjust casingTristan Gingold2022-05-155-17/+13
* elab-vhdl_stmts: change parent of generate_body for for-generateTristan Gingold2022-05-141-1/+1
* ghdlsimul: add and improve debuggerTristan Gingold2022-05-146-26/+471
* vhdl-errors(disp_node): change message for generate bodyTristan Gingold2022-05-141-1/+1
* elab-vhdl_context: add get_instance_parentTristan Gingold2022-05-142-0/+10
* fix: avoid "pragma Unreferenced given" warnings with GCC 12Xiretza2022-05-143-3/+3
* fix: avoid "unnecessary with of ancestor [-gnatwr]" with GCC 12Xiretza2022-05-144-5/+1
* synth: implement file_open with statusTristan Gingold2022-05-123-0/+69
* vhdl-canon: export extract_waveform_sensitivityTristan Gingold2022-05-121-2/+5
* trans_analyzes.adb: reindentTristan Gingold2022-05-121-3/+2
* synth-vhdl_stmts: export synth_targetTristan Gingold2022-05-122-35/+39
* synth-vhdl_expr: add an hook to get the value of a signalTristan Gingold2022-05-122-0/+9
* elab-vhdl_debug: also disp declarations in instancesTristan Gingold2022-05-121-4/+1
* elab-memtype.adb: identationTristan Gingold2022-05-121-1/+1
* ghdlsimul: add option -t to trace statementsTristan Gingold2022-05-121-0/+2
* ghdllocal.adb: move pragma suppress. Fix #2056Tristan Gingold2022-05-121-1/+1
* ghdlsimul: now based on synth elabTristan Gingold2022-05-112-101/+118
* synth: handle text file writeTristan Gingold2022-05-113-0/+93
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 16:57:09 +0000