aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* vhdl-sem_stmts: improve error message for signal assignment.Tristan Gingold2020-03-061-0/+9
|
* vhdl-errors: give an hint for -frelaxed. Fix #1152Tristan Gingold2020-03-061-0/+10
|
* Remove redundant pragma inline.Tristan Gingold2020-03-061-1/+0
|
* Warn on unexpected options for command '-a'. Fix #1066Tristan Gingold2020-03-045-2/+33
|
* vhdl: merge synopsys into the ieee libraries. For #980Tristan Gingold2020-03-045-22/+47
|
* [PATCH] Add names for synopsys packages.Tristan Gingold2020-03-032-55/+61
|
* synth: fix conversion of net to constant for physical values. Fix #1148Tristan Gingold2020-03-022-6/+11
|
* vhdl-prints: disable code to display anonymous signal.Tristan Gingold2020-03-021-2/+10
|
* Remove --ieee=mentor and build of mentor libraries.Tristan Gingold2020-03-022-9/+11
|
* Fix regressions after previous commit.Tristan Gingold2020-03-011-0/+5
|
* vhdl: a function call is not an object. Fix #1138.Tristan Gingold2020-03-013-15/+33
| | | | | | Report a warning (or an error if not relaxed) when a non-object name is used for an array attribute. Also consider subtype attribute as a type name.
* vhdl-parse: avoid error cascade for 'subtype before 08.Tristan Gingold2020-03-011-1/+0
|
* synth: top entity name is not anymore hashed by default.Tristan Gingold2020-03-016-83/+138
| | | | Use --top-name=hash to get the previous behaviour.
* synth-insts: add comments, minor refactoring.Tristan Gingold2020-02-293-9/+6
|
* synth: handle more physical operators. Fix #1146Tristan Gingold2020-02-294-21/+80
|
* synth-static_oper: handle enum inequality.Tristan Gingold2020-02-291-0/+3
|
* synth-decls: fix handling of record subtypes.Tristan Gingold2020-02-291-1/+14
|
* vhdl-parse: improve error messages and recovery.Tristan Gingold2020-02-271-8/+46
|
* synth: handle file_close.Tristan Gingold2020-02-273-10/+31
|
* synth-static_oper: handle to_stdlogicvector_bvTristan Gingold2020-02-271-1/+20
|
* Update copyright years before the release.Tristan Gingold2020-02-261-1/+1
|
* vhdl: handle CR+LF for readline in grt. Fix #1145Tristan Gingold2020-02-252-18/+62
| | | | | | | Previously CR+LF was handled in std.textio.readline. But that doesn't work if CR is at position 128 because we would need to read the next character. Now untruncated_text_read handles CR/CR+LF/LF and calls ungetc if needed.
* netlists: rework memories to fix port orders, add a loop.Tristan Gingold2020-02-237-46/+85
|
* netlists-memories: also reduce muxes for extract.Tristan Gingold2020-02-211-7/+35
|
* synth-decls: handle alias declaration without subtype indication.Tristan Gingold2020-02-211-2/+7
| | | | Fix #1144
* netlists-memories: factorize code.Tristan Gingold2020-02-201-235/+191
|
* netlists-inference: preliminary work to support else in synch code.Tristan Gingold2020-02-201-71/+153
|
* netlists: add midffTristan Gingold2020-02-203-0/+47
|
* disable backtrace on android (#1142)umarcor2020-02-191-1/+1
|
* vhdl: recognize conversion functions from std_logic_1164Tristan Gingold2020-02-185-12/+70
|
* synth: rework static predefined function calls.Tristan Gingold2020-02-183-152/+224
|
* synth: handle file_open.Tristan Gingold2020-02-183-0/+48
|
* synth-environment: handle unassigned outputs.Tristan Gingold2020-02-181-6/+8
|
* netlists-cleanup: refactoring.Tristan Gingold2020-02-181-12/+17
|
* synth-insts: handle slices in individual associations.Tristan Gingold2020-02-181-0/+21
|
* vhdl-sem_scopes: handle anonymous signal declarations.Tristan Gingold2020-02-181-1/+2
|
* vhdl-configuration: ignore configuration for top_level_entity.Tristan Gingold2020-02-181-4/+4
|
* synth-expr: handle anonymous signal declarations.Tristan Gingold2020-02-182-6/+10
|
* vhdl-sem_assocs: recurse for individual associations.Tristan Gingold2020-02-171-23/+64
|
* synth: allow constant condition for if-generate statement.Tristan Gingold2020-02-171-0/+1
| | | | For #1076
* synth: add mdff.Tristan Gingold2020-02-174-12/+88
|
* netlists-inference: remove useless code.Tristan Gingold2020-02-161-10/+0
|
* synthesis: rework memory inference.Tristan Gingold2020-02-163-32/+101
|
* synth: handle component with ports in different order.Tristan Gingold2020-02-133-45/+46
|
* vhdl-parse: improve recovery for incorrect end identifier.Tristan Gingold2020-02-131-8/+27
|
* files_maps-editor: fix incorrect assertion.Tristan Gingold2020-02-131-1/+1
|
* vhdl-sem_expr: avoid a crash on incorrect qualified expr.Tristan Gingold2020-02-131-0/+6
|
* synth-static_oper: handle more division operands. Fix #1134Tristan Gingold2020-02-121-1/+2
| | | | From donnie-j
* synth: handle null vector for vec-vec concat. Fix #1133Tristan Gingold2020-02-112-6/+12
|
* synth-oper: handle add for (natural, unsigned). Fix #1132Tristan Gingold2020-02-111-0/+15
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-08 05:16:13 +0000