| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | vhdl-ams: fix overload for simple simultaneous statement. | Tristan Gingold | 2019-12-29 | 1 | -3/+17 |
| | | | | | Fix tree consistency for branch quantity declarations. | ||||
| * | vhdl: improve support of AMS-vhdl (array and record natures, source quantities) | Tristan Gingold | 2019-12-28 | 1 | -43/+238 |
| | | |||||
| * | vhdl: extract sem_concurrent_statement, to handle hdl stmt in vunits. | Tristan Gingold | 2019-10-25 | 1 | -93/+88 |
| | | |||||
| * | vhdl: add exit/next flags. | Tristan Gingold | 2019-09-18 | 1 | -0/+8 |
| | | |||||
| * | vhdl: renames Conditional_Expression to Conditional_Expression_Chain. | Tristan Gingold | 2019-09-02 | 1 | -4/+5 |
| | | |||||
| * | vhdl: parse verification unit (WIP). | Tristan Gingold | 2019-08-17 | 1 | -1/+1 |
| | | |||||
| * | vhdl: remove severity from cover, report and severity from assume. | Tristan Gingold | 2019-08-08 | 1 | -2/+9 |
| | | |||||
| * | Add support for PSL assumptions, used in formal verification (#880) | Pepijn de Vos | 2019-08-07 | 1 | -2/+4 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | * vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code | ||||
| * | vhdl: add a comment. | Tristan Gingold | 2019-07-16 | 1 | -0/+3 |
| | | |||||
| * | vhdl: rename Cover_Statement to Cover_Directive. | Tristan Gingold | 2019-07-04 | 1 | -2/+2 |
| | | |||||
| * | vhdl: parse and analyze restrict directive. | Tristan Gingold | 2019-07-04 | 1 | -0/+2 |
| | | |||||
| * | vhdl: improve error messages for generate statement. | Tristan Gingold | 2019-06-12 | 1 | -1/+1 |
| | | |||||
| * | vhdl: detect unused signals and variables. | Tristan Gingold | 2019-06-05 | 1 | -1/+2 |
| | | |||||
| * | vhdl-sem_stmts.adb: minor refactoring. | Tristan Gingold | 2019-05-28 | 1 | -1/+1 |
| | | |||||
| * | errorout: add messages group instead of continuation. | Tristan Gingold | 2019-05-12 | 1 | -4/+6 |
| | | |||||
| * | vhdl: replace Iir_Int64 by Int64, and Iir_Fp64 by Fp64. | Tristan Gingold | 2019-05-10 | 1 | -1/+1 |
| | | |||||
| * | vhdl: extract vhdl.errors from errorout. | Tristan Gingold | 2019-05-08 | 1 | -0/+1 |
| | | |||||
| * | vhdl: move iirs_utils to vhdl.utils | Tristan Gingold | 2019-05-06 | 1 | -1/+1 |
| | | |||||
| * | vhdl: move xrefs to vhdl child package. | Tristan Gingold | 2019-05-06 | 1 | -1/+1 |
| | | |||||
| * | vhdl: move evaluation to vhdl child. | Tristan Gingold | 2019-05-05 | 1 | -1/+1 |
| | | |||||
| * | vhdl: move std_standard package to vhdl child. | Tristan Gingold | 2019-05-05 | 1 | -1/+1 |
| | | |||||
| * | vhdl: move sem* packages to vhdl children. | Tristan Gingold | 2019-05-05 | 1 | -0/+2183 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |