index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
translate
/
trans-helpers2.adb
Commit message (
Collapse
)
Author
Age
Files
Lines
*
ortho: add a length parameter to start_array_aggr.
Tristan Gingold
2020-05-28
1
-5
/
+3
|
*
translate: add Convert_Array_Base. For #1038
Tristan Gingold
2020-01-27
1
-2
/
+2
|
*
vhdl/translate: minor refactoring.
Tristan Gingold
2020-01-06
1
-3
/
+2
|
*
Rework translation of unbounded and complex types.
Tristan Gingold
2018-10-21
1
-7
/
+8
|
*
translate: remove other use of Nam_Buffer.
Tristan Gingold
2018-01-20
1
-6
/
+3
|
*
Rework array/record type mode to improve support of constrained records.
Tristan Gingold
2018-01-11
1
-4
/
+2
|
*
Rework list implementation, use iterator.
Tristan Gingold
2017-11-11
1
-6
/
+5
|
*
translate: renaming.
Tristan Gingold
2017-06-21
1
-2
/
+2
|
*
gen_simple_signal_assign: handle unbounded record.
Tristan Gingold
2017-06-18
1
-2
/
+3
|
|
|
|
Fix #361
*
Allocate dynamic object in suspended procedures on stack2.
Tristan Gingold
2017-06-16
1
-2
/
+1
|
*
Create default value for ports.
Tristan Gingold
2017-05-09
1
-11
/
+2
|
|
|
|
Fix #328
*
translate: rename get_array_base to get_composite_base
Tristan Gingold
2017-01-02
1
-3
/
+3
|
*
Minor cleanup.
Tristan Gingold
2016-03-31
1
-9
/
+0
|
*
ortho: rename start/finish_const_value to start/finish_init_value.
Tristan Gingold
2016-02-21
1
-2
/
+2
|
*
Pass signal values to interfaces. 'sigptr' optimization.
Tristan Gingold
2015-12-18
1
-2
/
+1
|
|
|
|
Improve simulation speed by about 20%.
*
Suppress stack switching; save process state in secondary stack.
Tristan Gingold
2015-09-04
1
-2
/
+1
|
*
Rename name_table.name_buffer and name_length to avoid clash.
Tristan Gingold
2014-12-31
1
-1
/
+1
|
*
rtis: add source location for blocks and object. Use them in fst dumper.
Tristan Gingold
2014-12-13
1
-1
/
+1
|
*
Split translation into child packages.
Tristan Gingold
2014-11-09
1
-0
/
+318