aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/translate/trans-chap9.adb
Commit message (Collapse)AuthorAgeFilesLines
* vhdl: introduce iir_kind_association_element_by_nameTristan Gingold2021-08-061-2/+1
|
* trans-chap9: set line number for gcc. Fix #1817Tristan Gingold2021-07-191-2/+5
|
* vhdl-nodes: remove Identifier from Psl_Default_ClockTristan Gingold2021-06-301-3/+16
|
* trans-chap9: handle N_Imp_Bool for PSL. For #1721Tristan Gingold2021-04-131-0/+21
|
* trans-chap9.adb: fix out of scope reference.Tristan Gingold2021-04-101-2/+3
|
* src: Fix PSL start count assignment for PSL endpoints.Ondrej Ille2021-04-081-9/+9
|
* src: Introduce two separate PSL counters (Finish and Start).Ondrej Ille2021-04-081-9/+33
| | | | | | Finish counter corresponds to legacy count. Start counter corresponds to number of times start state is left (assertion is triggered).
* src: Define PSL type RTI with simplified assertion state.Ondrej Ille2021-04-081-0/+26
|
* src: Move --psl-report-uncovered to run options, not analysis options.Ondrej Ille2021-03-221-1/+1
|
* Revert "src: Add -Wpsl-uncovered option to optionally warn about uncovered ↵Ondrej Ille2021-03-221-11/+9
| | | | | | PSL sequences at the end of simulation." This reverts commit e20d4477f9b55f897d4f9008d6c94db8d8c3a54f.
* Revert "src: Fix build warning for redundant comparison."Ondrej Ille2021-03-221-1/+1
| | | | This reverts commit 575d36067953ae20e76d64bc95d8b3c4577995db.
* Revert "src: Fix notes on pull-request."Ondrej Ille2021-03-221-1/+1
| | | | This reverts commit c7a6eda4640ae235c944168ca6c536434808ece8.
* src: Fix notes on pull-request.Ondrej Ille2021-03-221-1/+1
|
* src: Fix build warning for redundant comparison.Ondrej Ille2021-03-221-1/+1
|
* src: Add -Wpsl-uncovered option to optionally warn about uncovered PSL ↵Ondrej Ille2021-03-221-9/+11
| | | | sequences at the end of simulation.
* update license headersumarcor2021-01-141-11/+9
|
* vhdl: renaming in vhdl-canon.Tristan Gingold2020-08-081-1/+1
|
* translate: minor changes.Tristan Gingold2020-08-041-1/+1
|
* vhdl: parse and analyze force/release signal assignment statements.Tristan Gingold2020-08-011-0/+1
| | | | For #1416
* ortho: add unbounded records, rework array subtypes.Tristan Gingold2020-07-251-3/+3
|
* vhdl/translate: rework object type elaboration. For #641Tristan Gingold2020-06-241-3/+3
|
* types: introduce Direction_Type, which replaces Iir_Direction.Tristan Gingold2020-04-201-1/+1
| | | | Global renaming.
* vhdl: add scalar_size. Size of scalar types is computed during analysis.Tristan Gingold2020-04-061-0/+1
|
* psl: keep denoting names in the PSL ast.Tristan Gingold2020-03-131-1/+2
|
* ignore restrict in simulation (#897)Pepijn de Vos2019-08-201-15/+14
|
* vhdl: remove severity from cover, report and severity from assume.Tristan Gingold2019-08-081-4/+14
|
* Add support for PSL assumptions, used in formal verification (#880)Pepijn de Vos2019-08-071-8/+21
| | | | | | | | | | | | | | | | | | | | | | | | | | * vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code
* vhdl/translate: reindent.Tristan Gingold2019-07-041-1/+1
|
* vhdl: rename Cover_Statement to Cover_Directive.Tristan Gingold2019-07-041-8/+8
|
* psl: add psl-types, psl-nodes_priv.Tristan Gingold2019-05-101-0/+1
|
* vhdl: replace Iir_Int64 by Int64, and Iir_Fp64 by Fp64.Tristan Gingold2019-05-101-2/+2
|
* Extract psl-errors from errorout.Tristan Gingold2019-05-101-1/+1
|
* vhdl: extract vhdl.errors from errorout.Tristan Gingold2019-05-081-0/+1
|
* vhdl: move iirs_utils to vhdl.utilsTristan Gingold2019-05-061-1/+1
|
* vhdl: move nodes_meta package to vhdl child.Tristan Gingold2019-05-061-2/+2
|
* vhdl: move ieee packages to vhdl children.Tristan Gingold2019-05-051-2/+2
|
* vhdl: move std_standard package to vhdl child.Tristan Gingold2019-05-051-1/+1
|
* vhdl: move canon to a vhdl child package.Tristan Gingold2019-05-051-2/+2
|
* Remove unused is_ref for choices. Adjust.Tristan Gingold2019-01-021-4/+0
|
* translate: renaming of Kind_Expr/Get_Ortho_Expr.Tristan Gingold2018-12-111-6/+7
|
* translate: refactoring.Tristan Gingold2018-11-201-1/+1
|
* vhdl/translate: improve support of unbounded arrays.Tristan Gingold2018-11-091-2/+2
|
* trans-chap9: add a guard.Tristan Gingold2018-10-241-0/+9
| | | | Fix #663
* trans: avoid translation of coverage report twice.Tristan Gingold2018-10-231-6/+85
|
* Rework translation of unbounded and complex types.Tristan Gingold2018-10-211-4/+3
|
* Add Maybe_Ref_Chain (WIP).Tristan Gingold2018-09-201-0/+4
|
* Fix warning: use clause for package has no effectVicente Bergas2018-05-031-3/+0
| | | | | | | With gcc 8.1 the following message appears: warning: use clause for package "*" has no effect gnatmake: "*.adb" compilation error This patch fixes it.
* translate: handle anonymous types in formal; handle multiple conversions.Tristan Gingold2018-02-181-8/+22
| | | | Fix #530
* Translate; properly separates translation of types from translation of subtypes.Tristan Gingold2018-01-171-19/+23
|
* sem_inst: fix relocation of instances in instances.Tristan Gingold2017-12-211-0/+1
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 16:49:37 +0000