aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Collapse)AuthorAgeFilesLines
* synth: avoid a crash on very large object typesTristan Gingold2023-01-111-0/+3
|
* synth: check float ranges in subtype conversionTristan Gingold2023-01-113-2/+25
|
* synth: add a check for v87 concatenationsTristan Gingold2023-01-111-1/+6
|
* synth: support constant declarations in protected typesTristan Gingold2023-01-111-0/+1
|
* synth: handle file subtypeTristan Gingold2023-01-112-1/+9
|
* simul: improve support of psl in debuggerTristan Gingold2023-01-111-0/+3
|
* synth: allow file declaration in protected objectsTristan Gingold2023-01-111-1/+2
|
* elab-vhdl_files: remove incorrect assertionTristan Gingold2023-01-111-1/+0
|
* simul: improve assertion messages for pslTristan Gingold2023-01-111-23/+30
|
* synth: avoid a crash after error on signal associationTristan Gingold2023-01-111-2/+6
|
* synth: also elaborate dependencies of configurationsTristan Gingold2023-01-111-0/+4
|
* synth: fix memory allocation in predefined function callsTristan Gingold2023-01-103-1/+8
|
* synth: adjust unshare_type for unbounded composite typesTristan Gingold2023-01-101-4/+14
|
* synth: check rem/mod by 0Tristan Gingold2023-01-101-2/+14
|
* synth: handle indexes in arrays conversionTristan Gingold2023-01-104-15/+83
|
* synth: add comments, minor rewriteTristan Gingold2023-01-102-2/+5
|
* synth: also fix #2299Tristan Gingold2023-01-101-3/+6
|
* synth-vhdl_aggr: optimize common aggregateTristan Gingold2023-01-101-11/+30
|
* Dot output ports (#2305)cderrien2023-01-101-53/+127
| | | | | | | | | | | | | * Display output ports. Problem with dummy instance. * Fixed spurious net from dummy instance to port. * Fixed spurious net from instance to dummy instance. * Moved self check. * Fixed misc errors. * Fixed style errors.
* synth: always create shared variablesTristan Gingold2023-01-092-13/+20
|
* synth: improve support of individual association for subprogramsTristan Gingold2023-01-091-1/+2
|
* synth-vhdl_aggr: improve support of very large aggregatesTristan Gingold2023-01-091-1/+2
|
* synth: improve support of subtype attributeTristan Gingold2023-01-091-4/+4
|
* elab-vhdl_expr(exec_name_subtype): handle image attributeTristan Gingold2023-01-091-0/+8
|
* synth: handle stop/finish without statusTristan Gingold2023-01-091-1/+3
|
* synth: fix handle of array attributesTristan Gingold2023-01-091-7/+6
|
* synth-vhdl_stmts: handle indexes in image attributeTristan Gingold2023-01-091-5/+8
|
* synth: handle subtype attribute in type prefixes.Tristan Gingold2023-01-093-12/+21
|
* synth: fix handling of extended enumeration identifiers.Tristan Gingold2023-01-091-1/+24
|
* synth: fix handling of formal slices in individual associationsTristan Gingold2023-01-091-2/+4
|
* synth: allow finalization of protected bodiesTristan Gingold2023-01-091-0/+2
|
* synth: rework value attributeTristan Gingold2023-01-093-108/+173
|
* synth: handle value attribute for physical typesTristan Gingold2023-01-061-0/+73
|
* synth: use same error message for null access as simulationTristan Gingold2023-01-062-2/+2
|
* elab-vhdl_debug: makes work and std visibleTristan Gingold2023-01-051-4/+17
|
* synth: handle generic mapped packagesTristan Gingold2023-01-052-2/+10
|
* elab-debugger: fix crash on backtrace in concurrent statementTristan Gingold2023-01-051-2/+4
|
* synth-vhdl_decls: manually elaborate protected type bodyTristan Gingold2023-01-042-6/+27
|
* synth: detect null access dereference, fix offset.Tristan Gingold2023-01-042-4/+19
|
* elab-vhdl_debug: avoid a crash on error in printTristan Gingold2023-01-041-5/+9
|
* elab-vhdl_debug: handle protected type body, nested packagesTristan Gingold2023-01-041-5/+11
|
* elab-vhdl_debug: add pheap command, improve access displayTristan Gingold2023-01-041-1/+32
|
* elab-debugger: improve backtrace, source displayTristan Gingold2023-01-041-6/+19
|
* synth-ieee-numeric_std: avoid a crash on mul with meta-valuesTristan Gingold2023-01-041-19/+29
|
* synth: check length of selector in case statementTristan Gingold2023-01-041-0/+4
|
* synth: fix handling of target aggregate in conditional variable assignmentTristan Gingold2023-01-041-3/+4
|
* simul: handle force/release signal assignmentsTristan Gingold2023-01-031-1/+3
|
* synth: handle more 2008 aggregatesTristan Gingold2023-01-033-11/+43
|
* synth-vhdl_aggr: minor renamingTristan Gingold2023-01-031-8/+9
|
* synth: introduce type_array_unboundedTristan Gingold2023-01-0310-48/+139
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-19 09:11:57 +0000