aboutsummaryrefslogtreecommitdiffstats
path: root/python/libghdl/thin
Commit message (Collapse)AuthorAgeFilesLines
* vhdl: recognize conv_integer functions from std_logic_arith.Tristan Gingold2019-10-112-172/+178
|
* vhdl: recognize std_logic_signed package (from synopsys).Tristan Gingold2019-10-112-6/+16
|
* vhdl: recognize minus from std_logic_unsignedTristan Gingold2019-10-111-22/+27
|
* vhdl: recognize conv_unsigned from ieee.std_logic_arith.Tristan Gingold2019-10-102-171/+176
|
* synth: handle package bodies.Tristan Gingold2019-10-072-302/+304
|
* vhdl: recognize div operators.Tristan Gingold2019-09-301-90/+96
|
* vhdl: recognize rotate functions.Tristan Gingold2019-09-222-217/+223
|
* vhdl: add exit/next flags.Tristan Gingold2019-09-182-95/+115
|
* vhdl: recognize numeric_std shift_left.Tristan Gingold2019-09-112-217/+223
|
* vhdl: recognize numeric_std mul.Tristan Gingold2019-09-071-82/+88
|
* vhdl: renames Conditional_Expression to Conditional_Expression_Chain.Tristan Gingold2019-09-022-5/+5
|
* vhdl synth: recognize more operators (add uns log).Tristan Gingold2019-09-021-91/+95
|
* vhdl: recognize ieee.numeric_std std_match.Tristan Gingold2019-08-302-196/+202
|
* vhdl: recognize 1164 condition operator, handle in synth.Tristan Gingold2019-08-302-109/+118
|
* synth: handle verification units.Tristan Gingold2019-08-202-245/+253
|
* vhdl: parse verification unit (WIP).Tristan Gingold2019-08-171-242/+243
|
* vhdl: declare verification units (WIP).Tristan Gingold2019-08-163-479/+510
|
* vhdl: recognize PSL units reserved words.Tristan Gingold2019-08-163-723/+745
|
* vhdl: remove unused Get/Set_Choice_Order.Tristan Gingold2019-08-092-276/+268
|
* Add support for PSL assumptions, used in formal verification (#880)Pepijn de Vos2019-08-072-110/+117
| | | | | | | | | | | | | | | | | | | | | | | | | | * vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code
* python: regenerate files.Tristan Gingold2019-07-263-287/+302
|
* libghdl: import Free_Dependence_List.Tristan Gingold2019-07-111-0/+2
|
* python: add errorout_console, disp_config.Tristan Gingold2019-07-081-0/+3
|
* Fix a merge collision.Tristan Gingold2019-07-081-154/+84
|
* vhdl: rename Cover_Statement to Cover_Directive.Tristan Gingold2019-07-041-3/+3
|
* vhdl: parse and analyze restrict directive.Tristan Gingold2019-07-042-21/+96
|
* vhdl: add anonymous_signal_declaration.Tristan Gingold2019-07-032-340/+401
|
* python: add __init__.py files.Tristan Gingold2019-06-252-0/+0
|
* libraries.py: add more bindings.Tristan Gingold2019-06-241-0/+4
|
* Rework libghdl build/install procedure (#840)1138-4EB2019-06-1724-0/+5540
* feat(libghdl): add libghdl_pkg.py, add option to generate libghdl-py.tgz with dist/travis/build.sh * libghdl*.so is now part of GHDL * move python sources to python/libghdl and python/pnodes * rename src/vhdl/python to src/vhdl/libghdl * add generation of tarball for libghdl-py to the makefile * deprecate --enable-python and --disable-python * add configuration option --disable-libghdl * feat(python/libghdl): add support for LIBGHDL_PREFIX (#844) * fix(travis): disable libghdl on mac * feat(python/libghdl): add support for GHDL_BIN_PATH and VUNIT_GHDL_PATH