aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/libghdl
Commit message (Collapse)AuthorAgeFilesLines
* Bumped dependencies to support pyTooling ≥2.0.Patrick Lehmann2022-06-181-1/+1
|
* vhdl-nodes: add Inertial_Flag for association_element_by_expressionTristan Gingold2022-06-122-85/+105
|
* vhdl: recognize ieee.math_real.sign, fix is_x recogn.Tristan Gingold2022-06-112-199/+200
|
* vhdl-sem: adjust condition to set suspend_state on proceduresTristan Gingold2022-06-071-254/+255
|
* pyGHDL: regenerateTristan Gingold2022-06-071-10/+11
|
* vhdl-ieee-math_real: recognize more operationsTristan Gingold2022-06-061-218/+240
|
* synth-vhdl_eval: recognize and handle to_stdulogicvectorTristan Gingold2022-06-061-222/+224
|
* vhdl: recognize more predefined ieee functions and operatorsTristan Gingold2022-06-051-458/+481
|
* vhdl-ieee-numeric: recognize vector/scalar operationsTristan Gingold2022-06-051-293/+317
|
* vhdl-ieee-numeric: recognize is_x, to_x01, to_ux01 and to_x01zTristan Gingold2022-06-051-226/+234
|
* vhdl: add a warning for unassociated portsTristan Gingold2022-06-041-4/+5
|
* vhdl-ieee-std_logic_1164: recognize to_hstring, to_ostringTristan Gingold2022-06-011-424/+426
|
* vhdl: recognize numeric_bit.to_unsignedTristan Gingold2022-05-311-220/+226
|
* vhdl-nodes: move maximum/minimum out of predefined operator rangeTristan Gingold2022-05-301-147/+147
|
* vhdl: recognize subprograms from std.envTristan Gingold2022-05-291-484/+489
|
* std_names: add names from std.envTristan Gingold2022-05-291-370/+374
|
* vhdl-canon: add Canon_Add_Suspend_StateTristan Gingold2022-05-262-2/+66
|
* vhdl: add suspend state pseudo decl and stmt. WIP.Tristan Gingold2022-05-171-178/+180
|
* pyGHDL: limit pyTooling version to 1.10.0Tristan Gingold2022-05-151-1/+1
|
* vhdl-nodes: reorder, add iir_kinds_structural_statementTristan Gingold2022-04-291-11/+19
|
* vhdl: parse return identifier (v19)Tristan Gingold2022-03-042-228/+248
|
* Bumped dependencies.Patrick Lehmann2021-12-131-1/+1
|
* Updated setup.py to use pyTooling.Packaging.Patrick Lehmann2021-12-121-1/+1
|
* Changed export decorator from pydecor to pyTooling.DecoratorsPatrick Lehmann2021-12-1228-32/+31
|
* std_names: add syn_black_boxTristan Gingold2021-11-121-181/+182
|
* vhdl: recognize ror/rol from ieee.numeric_std. For #1909Tristan Gingold2021-11-111-280/+284
|
* pyGHDL: regenerate nodes.pyTristan Gingold2021-11-101-309/+311
|
* vhdl: Iir_Kind_Foreign_Module is now a library unitTristan Gingold2021-11-091-5/+0
| | | | | (instead of a design unit). Also, add Iir_Kind_Foreign_Vector_Type_Definition
* vhdl: parse PSL inherit spec. For #1899Tristan Gingold2021-11-042-377/+378
|
* vhdl: add tok_inherit. Preliminary work for #1899Tristan Gingold2021-11-032-719/+720
|
* Add parsing of case? statement and simple test.Brian Padalino2021-09-243-238/+259
| | | | Also add the Matching flag to the Iir_Kind_Case_Statement.
* Added binding to new function 'Get_Source_Identifier'.Patrick Lehmann2021-09-161-0/+50
|
* trans-chap9.adb: handle async_abort, sync_abort. Fix #1654Tristan Gingold2021-08-301-0/+17
|
* vhdl and psl: parse sync_abort and async_abort. For #1654Tristan Gingold2021-08-303-31/+53
|
* pyGHDL: update errorout.pyTristan Gingold2021-08-291-4/+5
|
* std_names: add name keep.Tristan Gingold2021-08-271-182/+183
|
* vhdl: remove iir_kind_anonymous_signal_declaration (now unused)Tristan Gingold2021-08-241-180/+179
|
* black: rerun, to pick pyproject settingsumarcor2021-08-2310-66/+20
|
* FIX pass the length to probably unterminated string extractionumarcor2021-08-231-2/+2
| | | | (cherry picked from commit afee8309e4b644e0e94c1938c0f4e211ae3038fa)
* Trying to provide a binding for str_table.Patrick Lehmann2021-08-231-0/+60
|
* vhdl: introduce iir_kind_association_element_by_nameTristan Gingold2021-08-061-297/+305
|
* files_map.py: reindentTristan Gingold2021-07-221-0/+2
|
* files_map.py: Add get_buffer_lengthTristan Gingold2021-07-221-0/+9
|
* files_map.py: Add get_buffer_lengthTristan Gingold2021-07-191-0/+11
|
* pyGHDL: reformattingTristan Gingold2021-07-051-2/+3
|
* libghdl: also use dll extension on msysTristan Gingold2021-07-051-1/+2
|
* Changed dependency files. Fixed a typo.Patrick Lehmann2021-07-021-0/+1
|
* Fix Codacy problems.Patrick Lehmann2021-07-0114-5/+425
|
* adjust previous commit (no identifier in Psl_Default_Clock)Tristan Gingold2021-07-011-1/+0
|
* vhdl-nodes: remove Identifier from Psl_Default_ClockTristan Gingold2021-06-301-563/+565
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 17:02:39 +0000