iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Fixed function call parameters.	Patrick Lehmann	2021-06-22	5	-6/+37
\| \| \| \| \|	Fixed physical literal units. Added basic Procedure detection.
*	Incremented dependency to pyVHDLModel to v0.10.2.	Patrick Lehmann	2021-06-22	1	-1/+1
\|
*	Handle Physical...Literals	Patrick Lehmann	2021-06-22	4	-12/+46
\|
*	Handle component declarations.	Patrick Lehmann	2021-06-22	4	-24/+68
\|
*	Prepared handling of functions, types, subtypes and aliases.	Patrick Lehmann	2021-06-22	11	-135/+296
\|
*	Minimal handling of types and subtypes.	Patrick Lehmann	2021-06-22	5	-23/+94
\|
*	Asked black for his opinion.	Patrick Lehmann	2021-06-22	2	-7/+33
\|
*	Start handling function calls.	Patrick Lehmann	2021-06-22	3	-9/+37
\|
*	Renamed 'NodeToName' to 'GetNameOfNode'.	Patrick Lehmann	2021-06-22	6	-24/+24
\|
*	Handle more expressions (logical, compare, rem/mod).	Patrick Lehmann	2021-06-22	2	-19/+71
\|
*	Handle OthersAggregateElement properly.	Patrick Lehmann	2021-06-22	1	-6/+3
\|
*	Added concatenation and string literal.	Patrick Lehmann	2021-06-22	3	-27/+42
\|
*	New testing file.	Patrick Lehmann	2021-06-22	2	-3/+3
\|
*	pyGHDL: pin pyVHDLModel	umarcor	2021-06-22	1	-1/+1
\|
*	testsuite/gna/testsuite.py: add --jobs option	Tristan Gingold	2021-06-22	1	-0/+3
\|
*	testsuite/pyunit/dom: test only vhdl source files from sanity/	Tristan Gingold	2021-06-22	1	-1/+1
\|
*	testsuite/synth: more checks of inferred memories	Tristan Gingold	2021-06-22	2	-6/+8
\|
*	synth-vhdl_stmts: add location on Addidx	Tristan Gingold	2021-06-21	1	-0/+2
\|
*	testsuite/synth: check ram in mem01 and mem02	Tristan Gingold	2021-06-21	10	-28/+34
\|
*	synth-environment: early transformation of dyn_insert to dyn_insert_en	Tristan Gingold	2021-06-21	4	-25/+59
\| \| \| \|	Simplifies memory extraction
*	synth-vhdl_stmts: merge static extract before dyn_extract.	Tristan Gingold	2021-06-21	1	-4/+2
\| \| \| \|	No reasons to use an extra gate.
*	synth-vhdl_expr: adjust width of memidx for indexed names.	Tristan Gingold	2021-06-21	1	-1/+1
\| \| \| \|	In general the width of memidx is ignored, but it's better to correctly set it
*	Merge pull request #1798 from Paebbels/paebbels/aggregates	tgingold	2021-06-20	22	-1681/+3530
\|\ \| \| \| \|	Python-C/Ada Bindings - Updated decorator
\| *	Fixed missed renaming. Removed formatRange.	Patrick Lehmann	2021-06-19	1	-28/+5
\| \|
\| *	Fixed a black issue.	Patrick Lehmann	2021-06-19	1	-1/+1
\| \|
\| *	Changes TypeVars to use CDLL types like c_int32.	Patrick Lehmann	2021-06-19	1	-7/+7
\| \|
\| *	Simplified prettyprint, as pyVHDLModel has now builtin __str__ methods for ↵	Patrick Lehmann	2021-06-19	4	-134/+38
\| \| \| \| \| \| \| \|	expressions, aggregates and literals.
\| *	Added handling of Parenthesis.	Patrick Lehmann	2021-06-19	5	-18/+43
\| \|
\| *	Testcase(s) for expressions.	Patrick Lehmann	2021-06-19	2	-2/+52
\| \|
\| *	Added testcase for integer literals.	Patrick Lehmann	2021-06-19	3	-9/+105
\| \|
\| *	Regenerated interface files.	Patrick Lehmann	2021-06-19	7	-1488/+2985
\| \|
\| *	Added handling of new types to the decorator for the Python-C/Ada binding.	Patrick Lehmann	2021-06-19	2	-22/+65
\| \|
\| *	Improvements to pyGHDL.dom.	Patrick Lehmann	2021-06-19	6	-77/+115
\| \|
\| *	pyGHDL: handle c_double	umarcor	2021-06-19	3	-4/+7
\| \|
\| *	pyGHDL: run black	umarcor	2021-06-19	4	-14/+38
\| \|
\| *	Better aggregate handling	Patrick Lehmann	2021-06-19	3	-13/+27
\| \|
\| *	Format aggregates.	Patrick Lehmann	2021-06-19	2	-2/+29
\| \|
\| *	First step towards aggregates.	Patrick Lehmann	2021-06-19	6	-4/+155
\| \|
* \|	Add unit tests for pyGHDL DOM	Patrick Lehmann	2021-06-19	3	-2/+25
\|\ \ \| \|/ \|/\|
\| *	pyGHDL: bump pyVHDLModel to 0.10.1	umarcor	2021-06-19	1	-1/+1
\| \|
\| *	testsuite/pyunit: add opts '-vs' to pytest call	umarcor	2021-06-19	1	-1/+1
\| \|
\| *	testsuite/pyunit/dom: replace AllVHDLSources.sh with AllSources.py	umarcor	2021-06-19	3	-82/+24
\| \|
\| *	ci: add MSYS2 jobs for testing DOM with AllVHDLSources.sh	umarcor	2021-06-19	1	-1/+51
\| \|
\| *	testsuite/pyunit: add AllVHDLSources.sh	umarcor	2021-06-19	1	-0/+31
\|/
*	pyGHDL/cli/DOM: if an exception arises return non zero exit code and do not ↵	umarcor	2021-06-19	1	-5/+8
\| \| \| \|	pretty print
*	vhdl-nodes: Initialize global state to allow restart.	Tristan Gingold	2021-06-19	2	-0/+4
\| \| \| \|	Fix handling of multiple files by cli/DOM.py
*	pyGHDL: use LocationType instead of Location_Type	Tristan Gingold	2021-06-19	4	-14/+13
\|
*	pyGHDL/cli: make DOM.py executable	umarcor	2021-06-18	1	-0/+0
\|
*	pyGHDL/dom: reformatting	Tristan Gingold	2021-06-18	3	-5/+14
\|
*	pyGHDL/dom: add some guards to avoid crash for optional fields	Tristan Gingold	2021-06-18	3	-2/+6
\|