aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * Print position where exception happened.Patrick Lehmann2021-06-224-35/+110
| * Fixed function call parameters.Patrick Lehmann2021-06-225-6/+37
| * Incremented dependency to pyVHDLModel to v0.10.2.Patrick Lehmann2021-06-221-1/+1
| * Handle Physical...LiteralsPatrick Lehmann2021-06-224-12/+46
| * Handle component declarations.Patrick Lehmann2021-06-224-24/+68
| * Prepared handling of functions, types, subtypes and aliases.Patrick Lehmann2021-06-2211-135/+296
| * Minimal handling of types and subtypes.Patrick Lehmann2021-06-225-23/+94
| * Asked black for his opinion.Patrick Lehmann2021-06-222-7/+33
| * Start handling function calls.Patrick Lehmann2021-06-223-9/+37
| * Renamed 'NodeToName' to 'GetNameOfNode'.Patrick Lehmann2021-06-226-24/+24
| * Handle more expressions (logical, compare, rem/mod).Patrick Lehmann2021-06-222-19/+71
| * Handle OthersAggregateElement properly.Patrick Lehmann2021-06-221-6/+3
| * Added concatenation and string literal.Patrick Lehmann2021-06-223-27/+42
| * New testing file.Patrick Lehmann2021-06-222-3/+3
|/
* pyGHDL: pin pyVHDLModelumarcor2021-06-221-1/+1
* testsuite/gna/testsuite.py: add --jobs optionTristan Gingold2021-06-221-0/+3
* testsuite/pyunit/dom: test only vhdl source files from sanity/Tristan Gingold2021-06-221-1/+1
* testsuite/synth: more checks of inferred memoriesTristan Gingold2021-06-222-6/+8
* synth-vhdl_stmts: add location on AddidxTristan Gingold2021-06-211-0/+2
* testsuite/synth: check ram in mem01 and mem02Tristan Gingold2021-06-2110-28/+34
* synth-environment: early transformation of dyn_insert to dyn_insert_enTristan Gingold2021-06-214-25/+59
* synth-vhdl_stmts: merge static extract before dyn_extract.Tristan Gingold2021-06-211-4/+2
* synth-vhdl_expr: adjust width of memidx for indexed names.Tristan Gingold2021-06-211-1/+1
* Merge pull request #1798 from Paebbels/paebbels/aggregatestgingold2021-06-2022-1681/+3530
|\
| * Fixed missed renaming. Removed formatRange.Patrick Lehmann2021-06-191-28/+5
| * Fixed a black issue.Patrick Lehmann2021-06-191-1/+1
| * Changes TypeVars to use CDLL types like c_int32.Patrick Lehmann2021-06-191-7/+7
| * Simplified prettyprint, as pyVHDLModel has now builtin __str__ methods for ex...Patrick Lehmann2021-06-194-134/+38
| * Added handling of Parenthesis.Patrick Lehmann2021-06-195-18/+43
| * Testcase(s) for expressions.Patrick Lehmann2021-06-192-2/+52
| * Added testcase for integer literals.Patrick Lehmann2021-06-193-9/+105
| * Regenerated interface files.Patrick Lehmann2021-06-197-1488/+2985
| * Added handling of new types to the decorator for the Python-C/Ada binding.Patrick Lehmann2021-06-192-22/+65
| * Improvements to pyGHDL.dom.Patrick Lehmann2021-06-196-77/+115
| * pyGHDL: handle c_doubleumarcor2021-06-193-4/+7
| * pyGHDL: run blackumarcor2021-06-194-14/+38
| * Better aggregate handlingPatrick Lehmann2021-06-193-13/+27
| * Format aggregates.Patrick Lehmann2021-06-192-2/+29
| * First step towards aggregates.Patrick Lehmann2021-06-196-4/+155
* | Add unit tests for pyGHDL DOMPatrick Lehmann2021-06-193-2/+25
|\ \ | |/ |/|
| * pyGHDL: bump pyVHDLModel to 0.10.1umarcor2021-06-191-1/+1
| * testsuite/pyunit: add opts '-vs' to pytest callumarcor2021-06-191-1/+1
| * testsuite/pyunit/dom: replace AllVHDLSources.sh with AllSources.pyumarcor2021-06-193-82/+24
| * ci: add MSYS2 jobs for testing DOM with AllVHDLSources.shumarcor2021-06-191-1/+51
| * testsuite/pyunit: add AllVHDLSources.shumarcor2021-06-191-0/+31
|/
* pyGHDL/cli/DOM: if an exception arises return non zero exit code and do not p...umarcor2021-06-191-5/+8
* vhdl-nodes: Initialize global state to allow restart.Tristan Gingold2021-06-192-0/+4
* pyGHDL: use LocationType instead of Location_TypeTristan Gingold2021-06-194-14/+13
* pyGHDL/cli: make DOM.py executableumarcor2021-06-181-0/+0
* pyGHDL/dom: reformattingTristan Gingold2021-06-183-5/+14
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 19:36:11 +0000