aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* Makefile: rename recipes to copy shared librariesTristan Gingold2023-01-171-5/+5
|
* Makefile.in: add a recipe for python-bwheelTristan Gingold2023-01-162-2/+132
|
* synth-vhdl_eval: add an overflow checkTristan Gingold2023-01-161-2/+6
|
* synth: emit an error message on foreign subprogram callsTristan Gingold2023-01-161-0/+11
|
* ghdlsimul: check foreign subprogramsTristan Gingold2023-01-161-3/+4
|
* vhdl: refactoring - remove trans_be, mainly added to vhdl-back_endTristan Gingold2023-01-169-274/+266
|
* synth: handle invididual assoc with unbounded formalsTristan Gingold2023-01-161-6/+130
|
* Makefile.in: adjust GRT_FLAGS for ghdl_simulTristan Gingold2023-01-161-0/+1
|
* pyGHDL: update errorout.pyTristan Gingold2023-01-151-3/+4
|
* simul: disable --trace-signalsTristan Gingold2023-01-151-0/+4
|
* synth: avoid a crash on instantiationTristan Gingold2023-01-151-4/+19
|
* testsuite/gna: adjust error detection in issue#687 for simulTristan Gingold2023-01-151-7/+11
|
* testsuite/gna: fix issue#2098 due to elaboration errors.Tristan Gingold2023-01-154-10/+342
|
* testsuite/gna/bug081: add tests for previous commitTristan Gingold2023-01-153-0/+36
|
* vhdl-sem.adb: also check elaboration status within package bodiesTristan Gingold2023-01-151-6/+19
|
* testsuite/gna: add a test for -WelaboratedTristan Gingold2023-01-151-0/+2
|
* testsuite/gna: add a test for #664Tristan Gingold2023-01-157-0/+1138
|
* synth: avoid a crash on use before elaborationTristan Gingold2023-01-151-8/+16
|
* synth: add Debug_Backtrace debug procedureTristan Gingold2023-01-152-0/+19
|
* vhdl: add a warning to detect use before elaborationTristan Gingold2023-01-158-5/+99
|
* vhdl: add Get/Set_Elaboration_FlagTristan Gingold2023-01-146-303/+384
|
* synth: more refactoringTristan Gingold2023-01-145-40/+40
|
* synth: improve error propagation on slicesTristan Gingold2023-01-145-9/+31
|
* synth-vhdl_stmts: introduce synth_individual_formalTristan Gingold2023-01-141-18/+107
|
* synth-vhdl_stmts: refactoringTristan Gingold2023-01-141-103/+131
|
* elab-vhdl_types(synth_record_type_definition): create unbounded recordTristan Gingold2023-01-141-3/+8
| | | | if the result is unbounded.
* elab-vhdl_debug: add option /t to print result typeTristan Gingold2023-01-141-5/+6
|
* synth-vhdl_eval: remove useless type unsharing for concatTristan Gingold2023-01-141-12/+4
|
* Makefile.in: add dll_deps recipes to copy dll dependencies to prefixTristan Gingold2023-01-141-0/+10
|
* Makefile.in: quote install destinationTristan Gingold2023-01-141-33/+33
| | | | To support spaces in --prefix (for windows)
* synth: handle protected functions in conversion functionsTristan Gingold2023-01-123-8/+17
|
* simul: handle PSL abortsTristan Gingold2023-01-123-0/+71
|
* synth: improve handling of 2008 aggregatesTristan Gingold2023-01-121-27/+142
|
* elab-vhdl_values-debug: improve output for array unboundedTristan Gingold2023-01-121-14/+21
|
* ghdlsimul: handle automatic time resolutionTristan Gingold2023-01-121-12/+17
|
* synth: handle generic mapped interface packageTristan Gingold2023-01-121-5/+17
|
* vhdl-sem_assocs(rewrite_non_object_association): set flagTristan Gingold2023-01-121-0/+1
| | | | For correct pretty-print
* vhdl: clear associated_type in Sem_Generic_Association_ChainTristan Gingold2023-01-125-9/+90
| | | | So that it is cleared after use.
* elab-vhdl_annotations(annotate_interface_list_subtype): adjustTristan Gingold2023-01-121-3/+15
| | | | Checking is_ref is not enough because of instantiation
* testsuite/gna: add a test for #2303Tristan Gingold2023-01-122-0/+19
|
* simul: fix handling of drivers/sensitivity within processesTristan Gingold2023-01-123-21/+25
|
* synth: fix handle of protected type bodies within instantiated packages.Tristan Gingold2023-01-123-3/+30
|
* elab-vhdl_types: improve handling of record subtypesTristan Gingold2023-01-122-18/+27
|
* ghdl_simul: add commands to use libghdlTristan Gingold2023-01-121-0/+2
|
* synth: handle operator as conversion functionTristan Gingold2023-01-121-1/+13
|
* vhdl-sem_names: finish prefix of element attribute namesTristan Gingold2023-01-121-22/+32
|
* testsuite/gna: adjust harness for #1257Tristan Gingold2023-01-121-2/+2
|
* synth: report values in bound errorsTristan Gingold2023-01-122-9/+40
|
* testsuite/gna: adjust harness for #1125Tristan Gingold2023-01-121-1/+1
|
* synth: use same wording for direction mismatch as simulationTristan Gingold2023-01-121-1/+2
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-12 21:44:17 +0000