1 files changed, 78 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/fundamental/tb_adc.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/fundamental/tb_adc.vhd
new file mode 100644
index 000000000..ef2517f02
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/fundamental/tb_adc.vhd
@@ -0,0 +1,78 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+library IEEE; use IEEE.std_logic_1164.all;
+use IEEE.std_logic_arith.all;
+
+library IEEE_proposed; use IEEE_proposed.electrical_systems.all;
+
+entity tb_adc is
+end tb_adc;
+
+architecture tb_adc of tb_adc is
+    -- Component declarations
+    -- Signal declarations
+    	signal clk_in : bit;
+	signal clk_in_tmp : std_logic;
+    	signal dig_out1, dig_out2 : bit;
+    	terminal sine_in : electrical;
+	quantity gain : real;
+begin
+    -- Signal assignments
+	clk_in <= To_bit(clk_in_tmp);	-- convert std_logic to bit
+    -- Component instances
+    v1 : entity work.v_sine(ideal)
+        generic map(
+            freq => 1.0,
+            amplitude => 5.0
+        )
+        port map(
+            pos => sine_in,
+            neg => ELECTRICAL_REF
+        );
+    adc25 : entity work.adc(struct)
+        port map(
+			gain => gain,
+            a => sine_in,
+            d_out => dig_out1,
+            clk => clk_in
+        );
+    adc26 : entity work.adc(ideal)
+        port map(
+			gain => gain,
+            a => sine_in,
+            d_out => dig_out2,
+            clk => clk_in
+        );
+    clock1 : entity work.clock_duty(ideal)
+        generic map(
+            on_time => 1 ms,
+            off_time => 0.5 ms
+        )
+        port map(
+            CLOCK_OUT => clk_in_tmp
+        );
+    src1 : entity work.src_constant(ideal)
+        generic map(
+            level => 1.0
+        )
+        port map(
+            output => gain
+        );
+end tb_adc;