1 files changed, 55 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/microprocessor.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/microprocessor.vhd
new file mode 100644
index 000000000..14bf0b905
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/microprocessor.vhd
@@ -0,0 +1,55 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+entity reg is
+  port ( d : in bit_vector(7 downto 0);
+         q : out bit_vector(7 downto 0);
+         clk : in bit );
+end entity reg;
+
+--------------------------------------------------
+
+-- not in book
+
+entity microprocessor is
+end entity microprocessor;
+
+-- end not in book
+
+architecture RTL of microprocessor is
+
+  signal interrupt_req : bit;
+  signal interrupt_level : bit_vector(2 downto 0);
+  signal carry_flag, negative_flag, overflow_flag, zero_flag : bit;
+  signal program_status : bit_vector(7 downto 0);
+  signal clk_PSR : bit;
+  -- . . .
+
+begin
+
+  PSR : entity work.reg
+    port map ( d(7) => interrupt_req,
+               d(6 downto 4) => interrupt_level,
+               d(3) => carry_flag,     d(2) => negative_flag,
+               d(1) => overflow_flag,  d(0) => zero_flag,
+               q => program_status,
+               clk => clk_PSR );
+  -- . . .
+
+end architecture RTL;