1 files changed, 51 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/design-processing/volume_sensor.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/design-processing/volume_sensor.vhd
new file mode 100644
index 000000000..6791450ef
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/design-processing/volume_sensor.vhd
@@ -0,0 +1,51 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+library ieee;  use ieee.std_logic_1164.all;
+library ieee_proposed;  use ieee_proposed.electrical_systems.all;
+                        
+entity volume_sensor is
+  port ( terminal flow, minus_ref : electrical;
+         signal clk, rst : in std_ulogic;
+         signal full : out std_ulogic );
+end entity volume_sensor;
+
+----------------------------------------------------------------
+
+architecture structural of volume_sensor is
+  
+  terminal minus_volume : electrical;
+  signal async_full, sync1_full : std_ulogic;
+  
+begin
+  
+  int : entity work.inverting_integrator(structural)
+    port map ( input => flow, output => minus_volume, rst => rst );
+        
+  comp : entity work.comparator(hysteresis)
+    port map ( plus_in => minus_volume, minus_in => minus_ref,
+               output => async_full );
+        
+  sync1 : entity work.dff(behav)
+    port map ( d => async_full, clk => clk, q => sync1_full );
+        
+  sync2 : entity work.dff(behav)
+    port map ( d => sync1_full, clk => clk, q => full );
+        
+end architecture structural;