1 files changed, 51 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1726.vhd b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1726.vhd
new file mode 100644
index 000000000..277f46c2c
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1726.vhd
@@ -0,0 +1,51 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1726.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c12s06b01x00p04n01i01726ent IS
+END c12s06b01x00p04n01i01726ent;
+
+ARCHITECTURE c12s06b01x00p04n01i01726arch OF c12s06b01x00p04n01i01726ent IS
+  signal clk : bit;
+BEGIN
+  TESTING: PROCESS
+  BEGIN
+    --
+    -- The signal assignment below tries to make two
+    -- assignments at the same (current) time.
+    --
+    clk <=    '0' after 20 ns, 
+              '1' after 20 ns;
+    assert FALSE 
+      report "***FAILED TEST: c12s06b01x00p04n01i01726 - The signal assignment can not make two assignment at the same (20 ns) time."
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c12s06b01x00p04n01i01726arch;