1 files changed, 68 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc922.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc922.vhd
new file mode 100644
index 000000000..dc05393bf
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc922.vhd
@@ -0,0 +1,68 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc922.vhd,v 1.2 2001-10-26 16:30:02 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+entity c10s03b00x00p17n01i00922ent_a is
+  port ( x : integer; y : real );
+end c10s03b00x00p17n01i00922ent_a;
+
+architecture c10s03b00x00p17n01i00922arch_a of c10s03b00x00p17n01i00922ent_a is
+begin
+  TESTING : PROCESS
+  BEGIN
+    assert NOT( real(x)=y )
+      report "***PASSED TEST: c10s03b00x00p17n01i00922"
+      severity NOTE;
+    assert ( real(x)=y )
+      report "***FAILED TEST: c10s03b00x00p17n01i00922 - Named formal ports can be made visible by selection."
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+end c10s03b00x00p17n01i00922arch_a;
+
+ENTITY c10s03b00x00p17n01i00922ent IS
+END c10s03b00x00p17n01i00922ent;
+
+ARCHITECTURE c10s03b00x00p17n01i00922arch OF c10s03b00x00p17n01i00922ent IS
+  component d
+  end component;
+  signal a : integer := 10;
+  signal b : real    := 10.0;
+BEGIN
+  instance : d;
+
+END c10s03b00x00p17n01i00922arch;
+
+configuration c10s03b00x00p17n01i00922cfg of c10s03b00x00p17n01i00922ent is
+  for c10s03b00x00p17n01i00922arch
+    for instance : d
+      use entity work.c10s03b00x00p17n01i00922ent_a(c10s03b00x00p17n01i00922arch_a) port map ( x => a, y => b );
+    end for;
+  end for;
+end c10s03b00x00p17n01i00922cfg;