1 files changed, 60 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc622.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc622.vhd
new file mode 100644
index 000000000..241256b9f
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc622.vhd
@@ -0,0 +1,60 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc622.vhd,v 1.3 2001-10-29 02:12:45 paw Exp $
+-- $Revision: 1.3 $
+--
+-- ---------------------------------------------------------------------
+
+
+--                 ****************************               --
+-- Ported to VHDL 93 by port93.pl - Tue Nov  5 16:37:45 1996  --
+--                 ****************************               --
+
+
+
+ENTITY c03s04b01x00p01n01i00622ent IS
+END c03s04b01x00p01n01i00622ent;
+
+ARCHITECTURE c03s04b01x00p01n01i00622arch OF c03s04b01x00p01n01i00622ent IS
+  constant C4 : positive    := 3 ;
+  type    positive_vector       is array (natural range <>) of positive;
+  subtype positive_vector_st       is positive_vector(0 to 15);
+  type    positive_vector_st_file    is file of positive_vector_st;
+  constant C27 : positive_vector_st := (others => C4);
+BEGIN
+  TESTING: PROCESS
+    file filein : positive_vector_st_file open write_mode is "iofile.30";
+  BEGIN
+    for i in 1 to 100 loop
+      write(filein, C27);
+    end loop;
+    assert FALSE
+      report "***PASSED TEST: c03s04b01x00p01n01i00622 - The output file will be verified by test s010268.vhd."
+      severity NOTE;
+    wait;
+  END PROCESS TESTING;
+
+END c03s04b01x00p01n01i00622arch;