aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc2161.vhd
diff options
context:
space:
mode:
Diffstat (limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc2161.vhd')
-rw-r--r--testsuite/vests/vhdl-93/billowitch/compliant/tc2161.vhd56
1 files changed, 56 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc2161.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc2161.vhd
new file mode 100644
index 000000000..d08ca3c84
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc2161.vhd
@@ -0,0 +1,56 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support. The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version.
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
+-- for more details.
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc2161.vhd,v 1.2 2001-10-26 16:29:46 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c07s02b04x00p22n01i02161ent IS
+END c07s02b04x00p22n01i02161ent;
+
+ARCHITECTURE c07s02b04x00p22n01i02161arch OF c07s02b04x00p22n01i02161ent IS
+
+ TYPE bit_v is array (integer range <>) of bit;
+ SUBTYPE bit_2 is bit_v (1 to 2);
+
+BEGIN
+ TESTING: PROCESS
+ variable result : bit_2;
+ variable l_operand : bit := '1';
+ variable r_operand : bit := '0';
+ BEGIN
+ result := l_operand & r_operand;
+ wait for 5 ns;
+ assert NOT((result = ('1','0')) and (result(1) = '1'))
+ report "***PASSED TEST: c07s02b04x00p22n01i02161"
+ severity NOTE;
+ assert ((result = ('1','0')) and (result(1) = '1'))
+ report "***FAILED TEST: c07s02b04x00p22n01i02161 - Concatenation of element and element failed."
+ severity ERROR;
+ wait;
+ END PROCESS TESTING;
+
+END c07s02b04x00p22n01i02161arch;