aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc2080.vhd
diff options
context:
space:
mode:
Diffstat (limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc2080.vhd')
-rw-r--r--testsuite/vests/vhdl-93/billowitch/compliant/tc2080.vhd55
1 files changed, 55 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc2080.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc2080.vhd
new file mode 100644
index 000000000..122941e8e
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc2080.vhd
@@ -0,0 +1,55 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support. The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version.
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
+-- for more details.
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc2080.vhd,v 1.2 2001-10-26 16:29:45 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c07s02b04x00p20n01i02080ent IS
+END c07s02b04x00p20n01i02080ent;
+
+ARCHITECTURE c07s02b04x00p20n01i02080arch OF c07s02b04x00p20n01i02080ent IS
+ TYPE real_vector is array (INTEGER range <>) of REAL;
+BEGIN
+ TESTING: PROCESS
+ VARIABLE target : real_vector (1 to 10) ;
+ VARIABLE slice_1 : real_vector (1 to 4) := (1.0,2.0,3.0,4.0);
+ VARIABLE slice_2 : real_vector (-2 to 4) :=
+ (5.0,6.0,7.0,8.0,9.0,10.0,11.0);
+ BEGIN
+
+ target (2 to 8):= slice_1 ( 1 to 3 ) & slice_2 ( -1 to 2 );
+
+ assert NOT(target(2 to 8) = (1.0,2.0,3.0,6.0,7.0,8.0,9.0))
+ report "***PASSED TEST: c07s02b04x00p20n01i02080"
+ severity NOTE;
+ assert (target(2 to 8) = (1.0,2.0,3.0,6.0,7.0,8.0,9.0))
+ report "***FAILED TEST: c07s02b04x00p20n01i02080 - One dimensional array of REAL type concatenation failed."
+ severity ERROR;
+ wait;
+ END PROCESS TESTING;
+
+END c07s02b04x00p20n01i02080arch;