1 files changed, 61 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc1412.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc1412.vhd
new file mode 100644
index 000000000..434cacbbb
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc1412.vhd
@@ -0,0 +1,61 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1412.vhd,v 1.2 2001-10-26 16:29:41 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c08s05b01x00p01n01i01412ent IS
+END c08s05b01x00p01n01i01412ent;
+
+ARCHITECTURE c08s05b01x00p01n01i01412arch OF c08s05b01x00p01n01i01412ent IS
+
+BEGIN
+  TESTING: PROCESS
+    type rec_type is
+      record
+        x : integer;
+        y : real;
+        z : boolean;
+        b : bit;
+      end record;
+    type array_type is array (1 to 10) of rec_type;
+    variable   v1 : array_type;   
+  BEGIN
+    v1 (1).x := 12;
+    v1 (1).y := 1.2;
+    v1 (1).z := true;
+    v1 (1).b := bit'('0');
+    assert NOT( v1(1).x = 12 and v1(1).y = 1.2 and v1(1).z = true and v1(1).b = '0') 
+      report "***PASSED TEST: c08s05b01x00p01n01i01412" 
+      severity NOTE;
+    assert ( v1(1).x = 12 and v1(1).y = 1.2 and v1(1).z = true and v1(1).b = '0') 
+      report "***FAILED TEST: c08s05b01x00p01n01i01412 - Each element of the array variable there is a matching element on the right hand side." 
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c08s05b01x00p01n01i01412arch;