1 files changed, 63 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/ashenden/compliant/ch_03_tb_03_03.vhd b/testsuite/vests/vhdl-93/ashenden/compliant/ch_03_tb_03_03.vhd
new file mode 100644
index 000000000..1f802b0d3
--- /dev/null
+++ b/testsuite/vests/vhdl-93/ashenden/compliant/ch_03_tb_03_03.vhd
@@ -0,0 +1,63 @@
+
+-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: ch_03_tb_03_03.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
+-- $Revision: 1.3 $
+--
+-- ---------------------------------------------------------------------
+
+entity test_bench_03_03 is
+end entity test_bench_03_03;
+
+library ieee;  
+use ieee.std_logic_1164.all;
+
+architecture test_mux4_demo of test_bench_03_03 is
+
+  signal sel : work.test_bench_03_02.sel_range := 0;
+  signal d0, d1, d2, d3, z : std_ulogic;
+
+begin
+
+  dut : entity work.mux4(demo)
+    port map ( sel => sel,
+               d0 => d0, d1 => d1, d2 => d2, d3 => d3,
+               z => z );
+
+  stimulus : process is
+  begin
+    wait for 5 ns;
+    d0 <= '1';			wait for 5 ns;
+    d1 <= 'H';			wait for 5 ns;
+    sel <= 1;	wait for 5 ns;
+    d1 <= 'L';			wait for 5 ns;
+    sel <= 2;	wait for 5 ns;
+    d0 <= '0';			wait for 5 ns;
+    d2 <= '1';			wait for 5 ns;
+    d2 <= '0';			wait for 5 ns;
+    sel <= 3;	wait for 5 ns;
+    d3 <= '1';			wait for 5 ns;
+    d3 <= '0';			wait for 5 ns;
+
+    wait;
+  end process stimulus;
+
+end architecture test_mux4_demo;