aboutsummaryrefslogtreecommitdiffstats
path: root/sb600spi.c
Commit message (Expand)AuthorAgeFilesLines
...
* This is a workaround for a bug in SB600 and SB700Carl-Daniel Hailfinger2009-07-231-16/+22
* Use a distinct return code for SPI commands with unsupported/invalid lengthCarl-Daniel Hailfinger2009-07-141-5/+5
* Convert SPI byte program to use the multicommand infrastructureCarl-Daniel Hailfinger2009-07-121-4/+1
* Add SPI multicommand infrastructureCarl-Daniel Hailfinger2009-07-101-2/+2
* SB600 SPI: Kill unused variableCarl-Daniel Hailfinger2009-06-231-16/+15
* Support reads of arbitrary rangeCarl-Daniel Hailfinger2009-06-161-2/+2
* Flashrom only checks for very few chips if the erase workedCarl-Daniel Hailfinger2009-06-151-1/+4
* Every SPI host controller implemented its own way to read flash chipsCarl-Daniel Hailfinger2009-06-131-8/+2
* Add bus type annotation to struct flashchipsCarl-Daniel Hailfinger2009-05-311-4/+4
* Use accessor functions for MMIOCarl-Daniel Hailfinger2009-05-171-11/+11
* Drop unused/duplicated #includes and some dead codeUwe Hermann2009-05-161-3/+0
* Chips like the SST SST25VF080B can only handle single byte writes outside AAI...Carl-Daniel Hailfinger2009-05-091-1/+1
* Refine handling of spi_write_enable() failures to fix chip erases on ichspiCarl-Daniel Hailfinger2009-05-091-1/+4
* Fix typoUwe Hermann2009-04-131-1/+1
* Copyright update by Jason Wang for freshly written sb600 codeJason Wang2008-11-291-3/+3
* Add support for the AMD/ATI SB600 southbridge SPI functionalityJason Wang2008-11-281-0/+175
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 00:43:21 +0000