summaryrefslogtreecommitdiffstats
path: root/src/sat/aig/fraigSim.c
blob: 1d5476212bdb74c417f4d35d5b7736fbbddcee1b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
/**CFile****************************************************************

  FileName    [aigSim.c]

  SystemName  [ABC: Logic synthesis and verification system.]

  PackageName [And-Inverter Graph package.]

  Synopsis    []

  Author      [Alan Mishchenko]
  
  Affiliation [UC Berkeley]

  Date        [Ver. 1.0. Started - June 20, 2005.]

  Revision    [$Id: aigSim.c,v 1.00 2005/06/20 00:00:00 alanmi Exp $]

***********************************************************************/

#include "aig.h"

////////////////////////////////////////////////////////////////////////
///                        DECLARATIONS                              ///
////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////
///                     FUNCTION DEFINITIONS                         ///
////////////////////////////////////////////////////////////////////////

/**Function*************************************************************

  Synopsis    [Simulates all nodes using random simulation.]

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
void Aig_ManSimulateRandomFirst( Aig_Man_t * p )
{
    Aig_SimInfo_t * pInfoPi, * pInfoAll;
    assert( p->pInfo && p->pInfoTemp );
    // create random PI info
    pInfoPi = Aig_SimInfoAlloc( p->vPis->nSize, Aig_BitWordNum(p->pParam->nPatsRand), 0 );
    Aig_SimInfoRandom( pInfoPi );
    // simulate it though the circuit
    pInfoAll = Aig_ManSimulateInfo( p, pInfoPi );
    // detect classes
    p->vClasses = Aig_ManDeriveClassesFirst( p, pInfoAll );
    Aig_SimInfoFree( pInfoAll );
    // save simulation info
    p->pInfo = pInfoPi;
    p->pInfoTemp = Aig_SimInfoAlloc( p->vNodes->nSize, Aig_BitWordNum(p->vPis->nSize), 1 );
}

/**Function*************************************************************

  Synopsis    [Simulates all nodes using the given simulation info.]

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
Aig_SimInfo_t * Aig_ManSimulateInfo( Aig_Man_t * p, Aig_SimInfo_t * pInfoPi )
{
    Aig_SimInfo_t * pInfoAll;
    Aig_Node_t * pNode;
    unsigned * pDataPi, * pData0, * pData1, * pDataAnd;
    int i, k, fComp0, fComp1;

    assert( !pInfoPi->Type ); // PI siminfo
    // allocate sim info for all nodes
    pInfoAll = Aig_SimInfoAlloc( p->vNodes->nSize, pInfoPi->nWords, 1 );
    // set the constant sim info
    pData1 = Aig_SimInfoForNode( pInfoAll, p->pConst1 );
    for ( k = 0; k < pInfoPi->nWords; k++ )
        pData1[k] = ~((unsigned)0);
    // copy the PI siminfo
    Vec_PtrForEachEntry( p->vPis, pNode, i )
    {
        pDataPi  = Aig_SimInfoForPi( pInfoPi, i );
        pDataAnd = Aig_SimInfoForNode( pInfoAll, pNode );
        for ( k = 0; k < pInfoPi->nWords; k++ )
            pDataAnd[k] = pDataPi[k];
    }
    // simulate the nodes
    Vec_PtrForEachEntry( p->vNodes, pNode, i )
    {
        if ( !Aig_NodeIsAnd(pNode) )
            continue;
        pData0   = Aig_SimInfoForNode( pInfoAll, Aig_NodeFanin0(pNode) );
        pData1   = Aig_SimInfoForNode( pInfoAll, Aig_NodeFanin1(pNode) );
        pDataAnd = Aig_SimInfoForNode( pInfoAll, pNode                 );
        fComp0 = Aig_NodeFaninC0(pNode);
        fComp1 = Aig_NodeFaninC1(pNode);
        if ( fComp0 && fComp1 )
            for ( k = 0; k < pInfoPi->nWords; k++ )
                pDataAnd[k] = ~pData0[k] & ~pData1[k];
        else if ( fComp0  )
            for ( k = 0; k < pInfoPi->nWords; k++ )
                pDataAnd[k] = ~pData0[k] &  pData1[k];
        else if ( fComp1 )
            for ( k = 0; k < pInfoPi->nWords; k++ )
                pDataAnd[k] =  pData0[k] & ~pData1[k];
        else 
            for ( k = 0; k < pInfoPi->nWords; k++ )
                pDataAnd[k] =  pData0[k] &  pData1[k];
    }
    return pInfoAll;
}


/**Function*************************************************************

  Synopsis    []

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
Aig_SimInfo_t * Aig_SimInfoAlloc( int nNodes, int nWords, int Type )
{
    Aig_SimInfo_t * p;
    p = ALLOC( Aig_SimInfo_t, 1 );
    memset( p, 0, sizeof(Aig_SimInfo_t) );
    p->Type     = Type;
    p->nNodes   = nNodes;
    p->nWords   = nWords;
    p->nPatsMax = nWords * sizeof(unsigned) * 8;
    p->pData    = ALLOC( unsigned, nNodes * nWords );
    return p;
}

/**Function*************************************************************

  Synopsis    []

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
void Aig_SimInfoClean( Aig_SimInfo_t * p )
{
    int i, Size = p->nNodes * p->nWords;
    p->nPatsCur = 0;
    for ( i = 0; i < Size; i++ )
        p->pData[i] = 0;
}

/**Function*************************************************************

  Synopsis    []

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
void Aig_SimInfoRandom( Aig_SimInfo_t * p )
{
    int i, Size = p->nNodes * p->nWords;
    unsigned * pData;
    for ( i = 0; i < Size; i++ )
        p->pData[i] = ((((unsigned)rand()) << 24) ^ (((unsigned)rand()) << 12) ^ ((unsigned)rand()));
    // make sure the first bit of all nodes is 0
    for ( i = 0; i < p->nNodes; i++ )
    {
        pData = p->pData + p->nWords * i;
        *pData <<= 1;
    }
    p->nPatsCur = p->nPatsMax;
}

/**Function*************************************************************

  Synopsis    []

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
void Aig_SimInfoResize( Aig_SimInfo_t * p )
{
    unsigned * pData;
    int i, k;
    assert( p->nPatsCur == p->nPatsMax );
    pData = ALLOC( unsigned, 2 * p->nNodes * p->nWords );
    for ( i = 0; i < p->nNodes; i++ )
    {
        for ( k = 0; k < p->nWords; k++ )
            pData[2 * p->nWords * i + k] = p->pData[p->nWords * i + k];
        for ( k = 0; k < p->nWords; k++ )
            pData[2 * p->nWords * i + k + p->nWords] = 0;
    }
    p->nPatsMax *= 2;
    p->nWords   *= 2;
}

/**Function*************************************************************

  Synopsis    []

  Description []
               
  SideEffects []

  SeeAlso     []

***********************************************************************/
void Aig_SimInfoFree( Aig_SimInfo_t * p )
{
    free( p->pData );
    free( p );
}


////////////////////////////////////////////////////////////////////////
///                       END OF FILE                                ///
////////////////////////////////////////////////////////////////////////