summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* Integrated new fast semi-canonical form for Boolean functions up to 16 inputs.Alan Mishchenko2012-09-0616-56/+1200
* Added platform-independent random-number generator to 'fraig'.Alan Mishchenko2012-09-052-2/+7
* Added switch 'dch -r' to skip choices with structural support redundancy.Alan Mishchenko2012-09-055-10/+70
* Added error message when the user is trying 'dsat' for multi-output comb miters.Alan Mishchenko2012-09-052-3/+3
* Added new command &gla_shrink.Alan Mishchenko2012-09-051-1/+1
* Added new command &gla_shrink.Alan Mishchenko2012-09-0410-29/+278
* Enabling additinal printouts.Alan Mishchenko2012-09-041-0/+64
* Better batch mode printout.Alan Mishchenko2012-09-041-1/+1
* Correcting the report of completed timeframes in &gla.Alan Mishchenko2012-09-041-2/+4
* Correcting the report of completed timeframes in &gla.Alan Mishchenko2012-09-041-5/+5
* Make switches -d (-m) by default dump abstracted model (miter with abstractio...Alan Mishchenko2012-09-041-8/+21
* Enabled recording the name of the file GIA is coming from.Alan Mishchenko2012-09-0425-1/+73
* Correcting the report of completed timeframes in &gla.Alan Mishchenko2012-09-043-26/+28
* Improving print-outs in 'stime' and 'gsize'.Alan Mishchenko2012-09-047-95/+206
* Uniqifying status file name in &gla.Alan Mishchenko2012-09-033-3/+9
* Several minor changes.Alan Mishchenko2012-09-033-2/+43
* Added switch &srm -A <file> for dumping SRM into a user-specified file.Alan Mishchenko2012-09-021-10/+21
* New package to read/write a subset of Liberty for STA.Alan Mishchenko2012-09-015-49/+70
* Changes to allow &gla to run with fSimple = 1 (useful for debugging).Alan Mishchenko2012-08-312-6/+7
* Bug fix in the old Liberty parser.Alan Mishchenko2012-08-311-4/+6
* Added several assertions.Alan Mishchenko2012-08-311-0/+3
* Added command 'print_gs' to print gate sizes in the mapping.Alan Mishchenko2012-08-315-7/+141
* Fixing assert which failes when SAT solver returns after a timeout.Alan Mishchenko2012-08-311-0/+2
* Fixing the way constants are written into mapped Verilog files.Alan Mishchenko2012-08-311-0/+5
* Improvements to gate-sizing.Alan Mishchenko2012-08-304-27/+79
* Improvements to gate-sizing.Alan Mishchenko2012-08-301-0/+1
* Improvements to gate-sizing.Alan Mishchenko2012-08-302-10/+16
* Improving print-out in gate-sizing.Alan Mishchenko2012-08-301-2/+3
* Improving print-out in gate-sizing.Alan Mishchenko2012-08-301-4/+4
* Handling constant nodes in gate sizing.Alan Mishchenko2012-08-306-8/+12
* Commenting out debug dump of the library.Alan Mishchenko2012-08-301-1/+1
* Improvements to gate-sizing.Alan Mishchenko2012-08-304-44/+114
* Improvements to gate-sizing.Alan Mishchenko2012-08-305-117/+299
* Compiler warnings.Alan Mishchenko2012-08-291-1/+1
* Compiler warnings.Alan Mishchenko2012-08-296-6/+6
* Forgot to update makefile.Alan Mishchenko2012-08-291-0/+1
* New package to read/write a subset of Liberty for STA.Alan Mishchenko2012-08-2911-413/+580
* Added an API to convert a multi-output PLA into a shared AIG.Alan Mishchenko2012-08-294-26/+110
* New package to read/write a subset of Liberty for STA.Alan Mishchenko2012-08-299-227/+626
* Ensured that SC mapped network is always in a topo order.Alan Mishchenko2012-08-284-29/+50
* Added buffering based on combinational merging.Alan Mishchenko2012-08-289-18/+372
* Bug fix: abstraction commands not properly updating status when dumping inter...Alan Mishchenko2012-08-286-3/+6
* Added precomputation of TFO ordering for incremental network updates.Alan Mishchenko2012-08-273-0/+118
* Added printout of library cells.Alan Mishchenko2012-08-276-57/+282
* Improved printout of command history.Alan Mishchenko2012-08-274-2/+31
* Added features 'map -M <float>' to control the use of large gates.Alan Mishchenko2012-08-277-23/+76
* New package to read/write a subset of Liberty for STA.Alan Mishchenko2012-08-271-8/+8
* Bug fix in &gla.Alan Mishchenko2012-08-274-5/+25
* New package to read/write a subset of Liberty for STA.Alan Mishchenko2012-08-265-169/+267
* Select for mapping smallest-area gates for each functionality.Alan Mishchenko2012-08-261-49/+16