index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
proof
/
ssw
/
ssw.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Adding switch to stop scorr if refinement is too slow.
Alan Mishchenko
2022-04-24
1
-0
/
+1
*
Adding switch 'scorr -f' to dump inductive invariant as an AIG.
Alan Mishchenko
2018-03-22
1
-0
/
+1
*
Multi-output property solver.
Alan Mishchenko
2013-10-23
1
-0
/
+1
*
Added switch &sim -g to enable flop grouping.
Alan Mishchenko
2013-08-20
1
-0
/
+1
*
Adding callback to bmc3, sim3, pdr in the multi-output mode.
Alan Mishchenko
2013-04-17
1
-0
/
+2
*
Adding parameter structure for rarity simulation.
Alan Mishchenko
2013-04-17
1
-2
/
+25
*
Updating 'sim3' to move the design into the last rare state.
Alan Mishchenko
2013-04-01
1
-1
/
+1
*
Added 'gap timeout' to bmc3 and sim3.
Alan Mishchenko
2013-02-15
1
-1
/
+1
*
Enabled detecting CEXes in multiple POs without stopping (sim3 -a).
Alan Mishchenko
2013-01-23
1
-1
/
+1
*
Enabled detecting CEXes in multiple POs without stopping (sim3 -a).
Alan Mishchenko
2013-01-23
1
-1
/
+1
*
Added switch '-q' to 'scorr' and '&scorr' to quit when PO is not a candidate ...
Alan Mishchenko
2012-10-25
1
-0
/
+1
*
Adding restart to rarity simulation in sim3 and &sim3.
Alan Mishchenko
2012-07-08
1
-2
/
+2
*
Major restructuring of the code.
Alan Mishchenko
2012-01-21
1
-0
/
+142