index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
opt
/
dau
/
dauGia.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Updates to delay optimization project.
Alan Mishchenko
2016-12-31
1
-1
/
+1
*
Updates to delay optimization project.
Alan Mishchenko
2016-12-31
1
-1
/
+1
*
Updates to delay optimization project.
Alan Mishchenko
2016-12-29
1
-1
/
+1
*
Adding support for minimalistic representation of LUT mapping.
Alan Mishchenko
2016-12-05
1
-1
/
+1
*
New SAT-based optimization package.
Alan Mishchenko
2016-12-04
1
-2
/
+6
*
New SAT-based optimization package.
Alan Mishchenko
2016-11-28
1
-10
/
+32
*
Integrating barrier buffers.
Alan Mishchenko
2014-12-11
1
-1
/
+8
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
1
-1
/
+1
*
Updates and changes to several packages.
Alan Mishchenko
2014-07-20
1
-3
/
+21
*
Small changes in several packages.
Alan Mishchenko
2014-07-18
1
-1
/
+2
*
Added delay-oriented balancing to unmapping in &st.
Alan Mishchenko
2014-06-19
1
-7
/
+207
*
Integrating synthesis into the new BMC engine.
Alan Mishchenko
2013-10-02
1
-4
/
+15
*
Converting mapped AIG into strashed AIG.
Alan Mishchenko
2013-09-30
1
-1
/
+62
*
Producing AIG after structural mapping.
Alan Mishchenko
2013-09-30
1
-5
/
+4
*
Producing AIG after structural mapping.
Alan Mishchenko
2013-09-30
1
-6
/
+5
*
Producing AIG after structural mapping.
Alan Mishchenko
2013-09-30
1
-2
/
+2
*
Changing default values.
Alan Mishchenko
2013-09-29
1
-1
/
+1
*
Performance improvements in GIA package.
Alan Mishchenko
2013-09-27
1
-0
/
+26
*
Generation of plain AIG after mapping.
Alan Mishchenko
2013-09-27
1
-0
/
+225