Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | Add fix to Liberty parser to skip extra semicolon. | Alan Mishchenko | 2015-07-06 | 1 | -0/+5 | |
| | ||||||
* | Undo recent assert. | Alan Mishchenko | 2015-06-27 | 1 | -2/+2 | |
| | ||||||
* | Potential performance bug in the mapper. | Alan Mishchenko | 2015-06-27 | 1 | -1/+1 | |
| | ||||||
* | Supporting AND-gate cuts in 'if' and '&if' | Alan Mishchenko | 2015-06-21 | 3 | -6/+27 | |
| | ||||||
* | Bug fix in 'dsd_tune' when processing cells with 0-input LUTs. | Alan Mishchenko | 2015-05-15 | 1 | -2/+7 | |
| | ||||||
* | Making sure 0-input LUTs are supported by the DSD matching code. | Alan Mishchenko | 2015-05-14 | 1 | -5/+5 | |
| | ||||||
* | Improving the criteria to select representative gates in 'map' with ↵ | Alan Mishchenko | 2015-04-25 | 1 | -47/+60 | |
| | | | | floating-point-delay libraries having more than one gate in some functionality classes. | |||||
* | Adding switch 'map -f' to not use large gates for high-fanout nodes ↵ | Alan Mishchenko | 2015-04-24 | 4 | -2/+5 | |
| | | | | (disabled by default). | |||||
* | Adding platform-independent (alphabetic) way of sorting Genlib gates and ↵ | Alan Mishchenko | 2015-04-17 | 2 | -20/+56 | |
| | | | | selecting representatives based on area/delay. | |||||
* | Adding APIs to retrieve NOR/OR gates from the library. | Alan Mishchenko | 2015-04-14 | 4 | -4/+15 | |
| | ||||||
* | Getting default AND-node delay from Genlib library. | Alan Mishchenko | 2015-04-06 | 2 | -0/+2 | |
| | ||||||
* | Support for representing programmable cell configuration data (bug fix). | Alan Mishchenko | 2015-03-09 | 1 | -1/+4 | |
| | ||||||
* | Support for representing programmable cell configuration data. | Alan Mishchenko | 2015-03-08 | 1 | -1/+2 | |
| | ||||||
* | Support for representing programmable cell configuration data. | Alan Mishchenko | 2015-03-08 | 3 | -64/+222 | |
| | ||||||
* | Experiments with SAT-based cube enumeration. | Alan Mishchenko | 2015-03-05 | 1 | -3/+4 | |
| | ||||||
* | Corner case bug in wire-cap estimation. | Alan Mishchenko | 2015-02-18 | 1 | -0/+2 | |
| | ||||||
* | Several improvements to CBA data-structure. | Alan Mishchenko | 2015-02-09 | 1 | -1/+1 | |
| | ||||||
* | Fixed a typo in variable names. | Alan Mishchenko | 2015-02-07 | 5 | -24/+24 | |
| | ||||||
* | Improvements and tuning of CBA with buffering/sizing. | Alan Mishchenko | 2015-02-04 | 5 | -28/+77 | |
| | ||||||
* | Improvements and tuning of CBA. | Alan Mishchenko | 2015-02-01 | 1 | -0/+2 | |
| | ||||||
* | Major rehash of the CBA code. | Alan Mishchenko | 2015-01-31 | 2 | -0/+21 | |
| | ||||||
* | New assertions and bug fix in DSD balancing. | Alan Mishchenko | 2015-01-27 | 2 | -8/+11 | |
| | ||||||
* | Gate sizing with barrier buffers. | Alan Mishchenko | 2014-12-21 | 3 | -1/+52 | |
| | ||||||
* | Exprimental features in tech-mapping. | Alan Mishchenko | 2014-12-21 | 1 | -2/+3 | |
| | ||||||
* | Bug fix in reading box library. | Alan Mishchenko | 2014-12-20 | 1 | -1/+1 | |
| | ||||||
* | Integrating barrier buffers. | Alan Mishchenko | 2014-12-13 | 5 | -10/+76 | |
| | ||||||
* | Adding new mapping feature. | Alan Mishchenko | 2014-12-11 | 4 | -18/+56 | |
| | ||||||
* | Integrating barrier buffers. | Alan Mishchenko | 2014-12-08 | 1 | -0/+8 | |
| | ||||||
* | Bug fix in truth table computation. | Alan Mishchenko | 2014-10-15 | 1 | -11/+9 | |
| | ||||||
* | Recommended changes for portability. | Alan Mishchenko | 2014-10-12 | 1 | -1/+1 | |
| | ||||||
* | MUX decomposition during mapping. | Alan Mishchenko | 2014-10-11 | 1 | -1/+0 | |
| | ||||||
* | Deriving network in terms of programmable cells. | Alan Mishchenko | 2014-10-11 | 1 | -1/+2 | |
| | ||||||
* | Suggested patch for type-punned warnings | Alan Mishchenko | 2014-10-10 | 1 | -3/+6 | |
| | ||||||
* | Small changes. | Alan Mishchenko | 2014-10-08 | 1 | -0/+2 | |
| | ||||||
* | Compiler warnings. | Alan Mishchenko | 2014-10-08 | 2 | -1/+3 | |
| | ||||||
* | Detection of threshold functions. | Alan Mishchenko | 2014-10-08 | 2 | -0/+74 | |
| | ||||||
* | Deriving cell mapping with &if -kz. | Alan Mishchenko | 2014-10-04 | 1 | -2/+9 | |
| | ||||||
* | Deriving cell mapping with &if -kz. | Alan Mishchenko | 2014-10-04 | 3 | -15/+126 | |
| | ||||||
* | Deriving AIG after cell mapping. | Alan Mishchenko | 2014-10-03 | 2 | -0/+11 | |
| | ||||||
* | Synchronizing packages. | Alan Mishchenko | 2014-09-20 | 1 | -0/+2 | |
| | ||||||
* | Synchronizing packages. | Alan Mishchenko | 2014-09-20 | 2 | -3/+3 | |
| | ||||||
* | Synchronizing packages. | Alan Mishchenko | 2014-09-20 | 1 | -0/+2 | |
| | ||||||
* | Updating command 'dsd_clean'. | Alan Mishchenko | 2014-09-20 | 3 | -3/+16 | |
| | ||||||
* | Updating DSD balance to handle XOR gate as having the same delay as AND gate. | Alan Mishchenko | 2014-09-19 | 4 | -10/+11 | |
| | ||||||
* | Improvements to Boolean matching. | Alan Mishchenko | 2014-09-19 | 2 | -33/+98 | |
| | ||||||
* | Improvements to Boolean matching. | Alan Mishchenko | 2014-09-19 | 6 | -66/+474 | |
| | ||||||
* | Improvements to Boolean matching. | Alan Mishchenko | 2014-09-18 | 2 | -6/+22 | |
| | ||||||
* | Improvements to Boolean matching. | Alan Mishchenko | 2014-09-18 | 4 | -5/+29 | |
| | ||||||
* | Improvements to Boolean matching. | Alan Mishchenko | 2014-09-18 | 1 | -14/+29 | |
| | ||||||
* | Improving DSD manager. | Alan Mishchenko | 2014-09-18 | 2 | -0/+69 | |
| |