iCE40/abc - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Bug fixes in the library processing,.	Alan Mishchenko	2013-10-02	4	-16/+45
*	Changing default values.	Alan Mishchenko	2013-10-02	2	-3/+3
*	Buf fix in Liberty parser.	Alan Mishchenko	2013-09-19	1	-1/+1
*	Integrating input driving cell constraint into buffering/sizing.	Alan Mishchenko	2013-09-17	4	-3/+26
*	Debugging and finetuning the flow.	Alan Mishchenko	2013-09-17	4	-64/+88
*	Debugging and finetuning the flow.	Alan Mishchenko	2013-09-17	1	-1/+1
*	Debugging and finetuning the flow.	Alan Mishchenko	2013-09-17	5	-19/+54
*	Adding commands to set and print timing constraints.	Alan Mishchenko	2013-09-17	5	-38/+203
*	Unifying standard cell library representations.	Alan Mishchenko	2013-09-17	5	-93/+255
*	Infrastructure to support full Liberty format and unitification of library re...	Alan Mishchenko	2013-09-15	1	-4/+4
*	Infrastructure to support full Liberty format and unitification of library re...	Alan Mishchenko	2013-09-15	1	-2/+4
*	Infrastructure to support full Liberty format and unitification of library re...	Alan Mishchenko	2013-09-15	6	-610/+2202
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-11	7	-63/+89
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-11	6	-21/+44
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-10	1	-1/+1
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-10	8	-102/+186
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-10	1	-5/+5
*	Bug fix in incremental timing.	Alan Mishchenko	2013-08-10	2	-12/+18
*	Enable wire load estimation in buffering/sizing.	Alan Mishchenko	2013-08-10	6	-38/+46
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-09	3	-19/+16
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-09	4	-21/+19
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-09	4	-67/+89
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-09	4	-30/+67
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-09	6	-29/+101
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-09	7	-85/+242
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-09	3	-67/+26
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-09	7	-124/+181
*	Compiler warnings.	Alan Mishchenko	2013-08-08	1	-1/+1
*	Integrated buffering and sizing.	Alan Mishchenko	2013-08-08	12	-99/+683
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-07	2	-172/+159
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-06	8	-36/+502
*	Improvements to buffering and sizing.	Alan Mishchenko	2013-08-06	4	-18/+288
*	Adding new (un)buffering with phase information.	Alan Mishchenko	2013-08-05	1	-5/+30
*	Adding new (un)buffering with phase information.	Alan Mishchenko	2013-08-05	3	-9/+107
*	Adding code to estimate buffer trees.	Alan Mishchenko	2013-08-05	7	-43/+249
*	Change from input slew to input drive strength in the BLIF file.	Alan Mishchenko	2013-08-04	5	-10/+81
*	Adding switch 'buffer -p' to enable buffing of the primary inputs.	Alan Mishchenko	2013-08-02	3	-9/+16
*	Internal parameter tuning.	Alan Mishchenko	2013-07-31	1	-1/+1
*	Added commands 'maxsize' and 'unbuffer'.	Alan Mishchenko	2013-07-29	1	-3/+8
*	Added commands 'maxsize' and 'unbuffer'.	Alan Mishchenko	2013-07-29	3	-8/+192
*	Compiler warning.	Alan Mishchenko	2013-07-29	1	-1/+1
*	Improved buffering.	Alan Mishchenko	2013-07-29	7	-332/+333
*	Improved gate-sizing.	Alan Mishchenko	2013-07-29	4	-3/+587
*	Tuning standard-cell mapping flow.	Alan Mishchenko	2013-07-24	3	-5/+21
*	Tuning standard-cell mapping flow.	Alan Mishchenko	2013-07-23	2	-4/+5
*	Tuning standard-cell mapping flow.	Alan Mishchenko	2013-07-23	1	-1/+1
*	Tuning standard-cell mapping flow.	Alan Mishchenko	2013-07-23	6	-171/+246
*	Bug fix and warning print.	Alan Mishchenko	2013-07-22	2	-2/+5
*	Generating GENLIB library from SCL.	Alan Mishchenko	2013-07-22	8	-185/+470
*	Restructuring gate-sizing code trying to separate timing analysis.	Alan Mishchenko	2013-07-21	12	-297/+578