index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
map
/
scl
/
sclLibScl.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Adding API to convert Genlib into a simple Liberty.
Alan Mishchenko
2016-03-11
1
-0
/
+142
*
Consolidating timing manager Scl_Con_t and propagating changes.
Alan Mishchenko
2016-01-07
1
-7
/
+9
*
Improvements to timing optimization.
Alan Mishchenko
2015-11-11
1
-2
/
+2
*
Extending and improving timing manager.
Alan Mishchenko
2015-11-08
1
-3
/
+24
*
Improvements to Scl_Lib/SC_Cell data-structure.
Alan Mishchenko
2015-09-24
1
-83
/
+86
*
Changes to be able to compile ABC without CUDD.
Alan Mishchenko
2015-08-24
1
-0
/
+1
*
Support for leakage power in Liberty parser and sizer.
Alan Mishchenko
2014-09-16
1
-3
/
+6
*
Fixing the wire-load approximation problem.
Alan Mishchenko
2013-11-07
1
-45
/
+43
*
Normalization of slew/load values.
Alan Mishchenko
2013-10-13
1
-0
/
+1
*
Debugging and finetuning the flow.
Alan Mishchenko
2013-09-17
1
-1
/
+1
*
Debugging and finetuning the flow.
Alan Mishchenko
2013-09-17
1
-12
/
+7
*
Unifying standard cell library representations.
Alan Mishchenko
2013-09-17
1
-3
/
+3
*
Infrastructure to support full Liberty format and unitification of library re...
Alan Mishchenko
2013-09-15
1
-0
/
+682