summaryrefslogtreecommitdiffstats
path: root/src/map/if
Commit message (Collapse)AuthorAgeFilesLines
* Experiments with mapping plus small changes.Alan Mishchenko2015-08-233-3/+10
|
* Small changes to enable collecting results using &ps -D file.Alan Mishchenko2015-07-092-0/+2
|
* Bug fix in programmable cell parser and minor tuning.Alan Mishchenko2015-07-081-1/+2
|
* C++ compiler typecast problem.Alan Mishchenko2015-07-081-1/+1
|
* Undo recent assert.Alan Mishchenko2015-06-271-2/+2
|
* Supporting AND-gate cuts in 'if' and '&if'Alan Mishchenko2015-06-213-6/+27
|
* Bug fix in 'dsd_tune' when processing cells with 0-input LUTs.Alan Mishchenko2015-05-151-2/+7
|
* Making sure 0-input LUTs are supported by the DSD matching code.Alan Mishchenko2015-05-141-5/+5
|
* Support for representing programmable cell configuration data (bug fix).Alan Mishchenko2015-03-091-1/+4
|
* Support for representing programmable cell configuration data.Alan Mishchenko2015-03-081-1/+2
|
* Support for representing programmable cell configuration data.Alan Mishchenko2015-03-083-64/+222
|
* Experiments with SAT-based cube enumeration.Alan Mishchenko2015-03-051-3/+4
|
* Fixed a typo in variable names.Alan Mishchenko2015-02-071-2/+2
|
* New assertions and bug fix in DSD balancing.Alan Mishchenko2015-01-272-8/+11
|
* Exprimental features in tech-mapping.Alan Mishchenko2014-12-211-2/+3
|
* Bug fix in reading box library.Alan Mishchenko2014-12-201-1/+1
|
* Adding new mapping feature.Alan Mishchenko2014-12-114-18/+56
|
* Bug fix in truth table computation.Alan Mishchenko2014-10-151-11/+9
|
* MUX decomposition during mapping.Alan Mishchenko2014-10-111-1/+0
|
* Deriving network in terms of programmable cells.Alan Mishchenko2014-10-111-1/+2
|
* Small changes.Alan Mishchenko2014-10-081-0/+2
|
* Compiler warnings.Alan Mishchenko2014-10-082-1/+3
|
* Detection of threshold functions.Alan Mishchenko2014-10-082-0/+74
|
* Deriving cell mapping with &if -kz.Alan Mishchenko2014-10-041-2/+9
|
* Deriving cell mapping with &if -kz.Alan Mishchenko2014-10-043-15/+126
|
* Deriving AIG after cell mapping.Alan Mishchenko2014-10-032-0/+11
|
* Synchronizing packages.Alan Mishchenko2014-09-201-0/+2
|
* Synchronizing packages.Alan Mishchenko2014-09-202-3/+3
|
* Synchronizing packages.Alan Mishchenko2014-09-201-0/+2
|
* Updating command 'dsd_clean'.Alan Mishchenko2014-09-203-3/+16
|
* Updating DSD balance to handle XOR gate as having the same delay as AND gate.Alan Mishchenko2014-09-194-10/+11
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-192-33/+98
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-196-66/+474
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-182-6/+22
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-184-5/+29
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-181-14/+29
|
* Improving DSD manager.Alan Mishchenko2014-09-182-0/+69
|
* Concurrency for Boolean matching.Alan Mishchenko2014-09-184-47/+263
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-173-60/+191
|
* New choice computation.Alan Mishchenko2014-09-161-9/+9
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-161-201/+554
|
* Improvements to the timing manager.Alan Mishchenko2014-08-251-2/+2
|
* Correcting incorrect handling of timing in several &-commands.Alan Mishchenko2014-08-251-1/+1
|
* Adding specialized matching to 'if'.Alan Mishchenko2014-08-161-1/+1
|
* Adding specialized matching to 'if'.Alan Mishchenko2014-08-164-0/+130
|
* Profiling code for SOP/DSD/LMS balancing.Alan Mishchenko2014-08-041-0/+69
|
* Compiler warnings.Alan Mishchenko2014-08-042-1/+2
|
* Profiling code for SOP/DSD/LMS balancing.Alan Mishchenko2014-08-022-0/+50
|
* Fixing option 'if -G <num>' after changes.Alan Mishchenko2014-07-253-10/+10
|
* Undoing previous change to SOP balancing.Alan Mishchenko2014-07-221-6/+6
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-03 02:02:58 +0000