index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
Commit message (
Expand
)
Author
Age
Files
Lines
*
Several unrelated changes.
Alan Mishchenko
2021-07-15
1
-0
/
+67
*
Experiments with LUT mapping for small functions.
Alan Mishchenko
2021-07-13
1
-3
/
+14
*
Experiments with CEC.
Alan Mishchenko
2021-07-10
1
-4
/
+26
*
Experiments with MUX decomposition.
Alan Mishchenko
2021-07-08
1
-1
/
+55
*
Adding place holder file for resub experiments.
Alan Mishchenko
2021-06-24
1
-6
/
+7
*
Experiments with LUT mapping for small functions.
Alan Mishchenko
2021-06-19
2
-28
/
+47
*
Experiments with cut computation.
Alan Mishchenko
2021-06-05
1
-0
/
+1
*
Disabled special handling of 2-input LUTs.
Alan Mishchenko
2021-06-03
1
-1
/
+1
*
Updating LUT synthesis code.
Alan Mishchenko
2021-05-25
2
-35
/
+120
*
Adding command &extract.
Alan Mishchenko
2021-05-18
2
-1
/
+84
*
Updating LUT synthesis code.
Alan Mishchenko
2021-05-16
6
-64
/
+439
*
Adding switch muxes -a to create networks of ADDs.
Alan Mishchenko
2021-05-15
3
-14
/
+37
*
Updating LUT synthesis code.
Alan Mishchenko
2021-05-11
1
-14
/
+25
*
Disable cube-sort when deriving SOPs.
Alan Mishchenko
2021-05-11
10
-19
/
+29
*
Updating LUT synthesis code.
Alan Mishchenko
2021-05-11
2
-10
/
+92
*
Updating LUT synthesis code.
Alan Mishchenko
2021-05-08
1
-2
/
+3
*
Fixing mismatch in &cec -x which should return undecided rather than non-equi...
Alan Mishchenko
2021-05-08
1
-1
/
+1
*
Experiments with LUT mapping for small functions.
Alan Mishchenko
2021-05-01
2
-4
/
+73
*
Making sure read_bench can read nodes up to 15 inputs.
Alan Mishchenko
2021-04-30
2
-5
/
+6
*
Several changes for standard mapping.
Alan Mishchenko
2021-04-28
1
-2
/
+4
*
Passing node labels.
Alan Mishchenko
2021-04-26
3
-0
/
+10
*
Computing sum of PO support sizes.
Alan Mishchenko
2021-04-09
1
-1
/
+2
*
An option to extend the number of primary inputs.
Alan Mishchenko
2021-03-28
1
-2
/
+32
*
Compiler warnings.
Alan Mishchenko
2021-03-28
1
-3
/
+3
*
Command &iwls21test for evaluating the results of 2021 IWLS Contest.
Alan Mishchenko
2021-03-28
2
-0
/
+184
*
Adding a random seed to control randomness in 'permute' (correction).
Alan Mishchenko
2021-03-11
1
-2
/
+2
*
Adding a random seed to control randomness in 'permute'.
Alan Mishchenko
2021-03-11
1
-2
/
+17
*
Preventing command history from being overwritten by internal scripts.
Alan Mishchenko
2021-01-09
4
-1
/
+10
*
Compiler warnings.
Alan Mishchenko
2020-12-21
1
-0
/
+1
*
Adding solver type in &sat.
Alan Mishchenko
2020-12-16
1
-2
/
+14
*
Adding generation of combinational speculative miters.
Alan Mishchenko
2020-12-16
1
-3
/
+17
*
Adding switch to replace proved outputs by const0.
Alan Mishchenko
2020-12-16
1
-5
/
+9
*
Deriving equivalent nets from proved equivalences.
Alan Mishchenko
2020-12-09
1
-1
/
+28
*
Adding timeout to several commands.
Alan Mishchenko
2020-12-07
3
-19
/
+52
*
Added switch -y to control blasting divide-by-zero condition.
Alan Mishchenko
2020-11-29
3
-3
/
+9
*
Renaming one command.
Alan Mishchenko
2020-11-23
1
-3
/
+3
*
Added an option to keep PI/PO names unchanged in 'short_names'.
Alan Mishchenko
2020-11-22
3
-4
/
+23
*
Passing conflict limit to &cec.
Alan Mishchenko
2020-11-22
1
-2
/
+2
*
Integration with several commands.
Alan Mishchenko
2020-11-19
1
-18
/
+41
*
Extending sweeper to handle XORs.
Alan Mishchenko
2020-11-15
1
-2
/
+2
*
Upgrading the SAT solvers.
Alan Mishchenko
2020-11-14
1
-3
/
+15
*
Improvements to the SAT sweeper.
Alan Mishchenko
2020-11-13
1
-3
/
+3
*
Adding and integrating new SAT solver APIs.
Alan Mishchenko
2020-11-13
1
-2
/
+15
*
Duplicating Glucose package.
Alan Mishchenko
2020-11-12
1
-0
/
+3
*
Experiments with SAT sweeping.
Alan Mishchenko
2020-11-10
1
-7
/
+23
*
Setting default conflict limit in &fraig to be high.
Alan Mishchenko
2020-11-09
1
-0
/
+1
*
Experiments with SAT sweeping.
Alan Mishchenko
2020-11-09
1
-2
/
+8
*
Trying to explicitly compute don't-cares during optimization.
Alan Mishchenko
2020-11-01
2
-5
/
+14
*
Experimental cost function in technology mapping.
Alan Mishchenko
2020-11-01
1
-1
/
+5
*
Adding an option to write Verilog with LUT instances (compiler warnings).
Alan Mishchenko
2020-10-31
2
-3
/
+3
[next]