index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
Commit message (
Expand
)
Author
Age
Files
Lines
*
Bug fix in &fraig -L <num>.
Alan Mishchenko
2014-08-12
1
-2
/
+2
*
Adding delay optimization to synthesis script &syn2.
Alan Mishchenko
2014-08-08
1
-15
/
+30
*
Enabling cofactoring in the mapper.
Alan Mishchenko
2014-08-06
1
-2
/
+22
*
Enabling ISOP-based minimization in 'collapse' if EXDC is available.
Alan Mishchenko
2014-08-04
2
-2
/
+35
*
Profiling code for SOP/DSD/LMS balancing.
Alan Mishchenko
2014-08-02
1
-0
/
+20
*
Changes to the hopelessly limited Verilog parser to skip one-bit bit-ranges, ...
Alan Mishchenko
2014-08-02
1
-4
/
+26
*
Small changes.
Alan Mishchenko
2014-07-29
2
-3
/
+4
*
Adding support for standard-cell mapping.
Alan Mishchenko
2014-07-28
3
-0
/
+119
*
Generating abstraction of standard cell library.
Alan Mishchenko
2014-07-26
1
-0
/
+189
*
Generating abstraction of standard cell library.
Alan Mishchenko
2014-07-25
1
-9
/
+14
*
Bug fix in 'print_gates' due to the mix-up of the inverter.
Alan Mishchenko
2014-07-22
1
-1
/
+1
*
Small changes.
Alan Mishchenko
2014-07-21
1
-7
/
+9
*
Adding new command &sopb for resource-aware SOP balancing.
Alan Mishchenko
2014-07-21
1
-34
/
+107
*
Updates and changes to several packages.
Alan Mishchenko
2014-07-20
2
-11
/
+41
*
Small changes in several packages.
Alan Mishchenko
2014-07-17
1
-1
/
+1
*
Improvements to profiling and printing statistics.
Alan Mishchenko
2014-07-09
1
-6
/
+16
*
Improvements to false path detection.
Alan Mishchenko
2014-07-08
1
-1
/
+1
*
Improvements to representation of choices.
Alan Mishchenko
2014-07-01
1
-3
/
+7
*
Changes to align node IDs in Abc_Ntk_t representing a logic network with Abc_...
Alan Mishchenko
2014-06-30
1
-14
/
+12
*
Changes to align node IDs in Abc_Ntk_t representing a logic network with Abc_...
Alan Mishchenko
2014-06-30
1
-10
/
+14
*
Changes and improvements to different packages.
Alan Mishchenko
2014-06-28
1
-1
/
+1
*
Changes and improvements to different packages.
Alan Mishchenko
2014-06-28
1
-6
/
+16
*
Changes and improvements to different packages.
Alan Mishchenko
2014-06-26
1
-0
/
+3
*
Improvements to power-aware mapping.
Alan Mishchenko
2014-06-23
2
-8
/
+17
*
Improvements to CNF generation.
Alan Mishchenko
2014-06-23
1
-1
/
+1
*
Improvements to CNF generation.
Alan Mishchenko
2014-06-23
3
-12
/
+55
*
Added command &mux_profile.
Alan Mishchenko
2014-06-22
1
-0
/
+43
*
Experiments with balancing.
Alan Mishchenko
2014-06-22
1
-0
/
+80
*
New tools for profiling verification miters.
Alan Mishchenko
2014-06-20
1
-2
/
+62
*
Added quick GIG parser.
Alan Mishchenko
2014-06-19
1
-0
/
+59
*
Added delay-oriented balancing to unmapping in &st.
Alan Mishchenko
2014-06-19
1
-1
/
+14
*
Various changes to enable better CNF generation.
Alan Mishchenko
2014-06-17
1
-0
/
+193
*
Bug fix in writing latch init values in 'write_aiger'.
Alan Mishchenko
2014-06-17
1
-3
/
+3
*
Added transformation of CEX after 'fix_aig' and checking of transformed CEXes...
Alan Mishchenko
2014-06-17
2
-24
/
+89
*
Bug fix in CEC generation after rarity simulation and few small changes.
Alan Mishchenko
2014-06-16
1
-5
/
+9
*
Adding support of multi-output problems in &splitprove.
Alan Mishchenko
2014-06-15
1
-1
/
+25
*
Updates and bug fixes.
Alan Mishchenko
2014-06-15
1
-2
/
+14
*
Adding more features to the synthesis script &syn2.
Alan Mishchenko
2014-06-14
1
-7
/
+35
*
Specializing some truth-table functions to 6 inputs.
Alan Mishchenko
2014-06-14
1
-20
/
+15
*
Various modifications.
Alan Mishchenko
2014-06-12
1
-22
/
+47
*
Enabling switching activity.
Alan Mishchenko
2014-06-12
1
-2
/
+6
*
Integrating recent changes.
Alan Mishchenko
2014-06-12
1
-36
/
+22
*
Adding switch to &st to convert to larger gates.
Alan Mishchenko
2014-06-11
1
-5
/
+12
*
Various modifications.
Alan Mishchenko
2014-06-10
1
-2
/
+174
*
Skip 'scorr' when the network has no primary inputs.
Alan Mishchenko
2014-06-09
1
-0
/
+6
*
Adding print-out to &splitprove to see impact of cof variable on AIG size.
Alan Mishchenko
2014-06-07
1
-5
/
+9
*
Adding print-out to &splitprove to see impact of cof variable on AIG size.
Alan Mishchenko
2014-06-07
3
-13
/
+24
*
Adding a feature to collapse hierarhical AIGs.
Alan Mishchenko
2014-06-05
1
-4
/
+17
*
Correcting switching activity computation.
Alan Mishchenko
2014-06-05
2
-41
/
+34
*
Fixed printout of in the hierarchy log file.
Alan Mishchenko
2014-06-05
1
-1
/
+1
[next]